

- 4:28 Data Channel Expansion at up to 227.5 Million Bytes per Second (Mbytes/s) Throughput
- Suited for SVGA, XGA, or SXGA Display Data Transmission From Controller to Display With Very Low EMI
- 4 Data Channels and Clock Low-Voltage Differential Channels In and 28 Data and Clock Low-Voltage TTL Channels Out
- Operates From a Single 3.3-V Supply With 250 mW Typ
- 5-V Tolerant $\overline{\text{SHTDN}}$ Input
- Falling Clock-Edge-Triggered Outputs
- Packaged in Thin Shrink Small-Outline Package With 20-Mil Terminal Pitch
- Consumes Less Than 1 mW When Disabled
- Wide Phase-Lock Input Frequency Range . . . 31 MHz to 68 MHz
- No External Components Required for PLL
- Inputs Meet or Exceed the Requirements of the ANSI EIA/TIA-644 Standard
- Improved Replacement for the National DS90C582

description

The SN75LVDS82 FlatLink™ receiver contains four serial-in 7-bit parallel-out shift registers, a 7× clock synthesizer, and five low-voltage differential signaling (LVDS) line receivers in a single integrated circuit. These functions allow receipt of synchronous data from a compatible transmitter, such as the SN75LVDS81, over five balanced-pair conductors and expansion to 28 bits of single-ended low-voltage TTL (LVTTTL) synchronous data at a lower transfer rate. The SN75LVDS82 can also be used with the SN75LVDS84 or SN75LVDS85 for 21-bit transfers.

When receiving, the high-speed LVDS data is received and loaded into registers at the rate of seven times (7×) the LVDS input clock (CLKIN). The data is then unloaded to a 28-bit wide LVTTTL parallel bus at the CLKIN rate. A phase-locked loop clock synthesizer circuit generates a 7× clock for internal clocking and an output clock for the expanded data. The SN75LVDS82 presents valid data on the falling edge of the output clock (CLKOUT).

The SN75LVDS82 requires only five line-termination resistors for the differential inputs and little or no control. The data bus appears the same at the input to the transmitter and output of the receiver with the data transmission transparent to the user. The only possible user intervention is the use of the shutdown/clear ($\overline{\text{SHTDN}}$) active-low input to inhibit the clock and shut off the LVDS receivers for lower power consumption. A low-level on $\overline{\text{SHTDN}}$ clears all internal registers to a low level.

The SN75LVDS82 is characterized for operation over ambient air temperatures of 0°C to 70°C.

DGG PACKAGE (TOP VIEW)

| | | | |
|-------------------------------|----|----|-----------------|
| D22 | 1 | 56 | V _{CC} |
| D23 | 2 | 55 | D21 |
| D24 | 3 | 54 | D20 |
| GND | 4 | 53 | D19 |
| D25 | 5 | 52 | GND |
| D26 | 6 | 51 | D18 |
| D27 | 7 | 50 | D17 |
| LVDSGND | 8 | 49 | D16 |
| A0M | 9 | 48 | V _{CC} |
| A0P | 10 | 47 | D15 |
| A1M | 11 | 46 | D14 |
| A1P | 12 | 45 | D13 |
| LVDSV _{CC} | 13 | 44 | GND |
| LVDSGND | 14 | 43 | D12 |
| A2M | 15 | 42 | D11 |
| A2P | 16 | 41 | D10 |
| CLKINM | 17 | 40 | V _{CC} |
| CLKINP | 18 | 39 | D9 |
| A3M | 19 | 38 | D8 |
| A3P | 20 | 37 | D7 |
| LVDSGND | 21 | 36 | GND |
| PLL _{GND} | 22 | 35 | D6 |
| PLL _{V_{CC}} | 23 | 34 | D5 |
| PLL _{GND} | 24 | 33 | D4 |
| $\overline{\text{SHTDN}}$ | 25 | 32 | D3 |
| CLKOUT | 26 | 31 | V _{CC} |
| D0 | 27 | 30 | D2 |
| GND | 28 | 29 | D1 |



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

FlatLink is a registered trademark of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1999, Texas Instruments Incorporated

FLATLINK™ RECEIVER

SLLS259D – NOVEMBER 1996 – REVISED MAY 1999

functional block diagram







Figure 1. SN75LVDS82 Load and Shift Timing Sequences

equivalent input and output schematic diagrams



SN75LVDS82 FLATLINK™ RECEIVER

SLLS259D – NOVEMBER 1996 – REVISED MAY 1999

absolute maximum ratings over operating free-air temperature (unless otherwise noted)†

| | |
|--|--------------------------------|
| Supply voltage range, V_{CC} (see Note 1) | –0.5 V to 4 V |
| Output voltage range, V_O (Dxx terminals) | –0.5 V to $V_{CC} + 0.5$ V |
| Input voltage range, V_I (any terminal except \overline{SHTDN}) | –0.5 V to $V_{CC} + 0.5$ V |
| Input voltage range, V_I (\overline{SHTDN}) | –0.5 V to 5.5 V |
| Continuous total power dissipation | (see Dissipation Rating Table) |
| Operating temperature range, T_A | 0°C to 70°C |
| Storage temperature range, T_{stg} | –65°C to 150°C |
| Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds | 260°C |

† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. All voltage values are with respect to GND unless otherwise noted.

DISSIPATION RATING TABLE

| PACKAGE | $T_A \leq 25^\circ\text{C}$ POWER RATING | DERATING FACTOR‡ ABOVE $T_A = 25^\circ\text{C}$ | $T_A = 70^\circ\text{C}$ POWER RATING |
|---------|---|--|--|
| DGG | 1377 mW | 11.0 mW/°C | 822 mW |

‡ This is the inverse of the junction-to ambient thermal resistance when board-mounted and with no air flow.

recommended operating conditions

| | MIN | NOM | MAX | UNIT |
|---|----------------------|----------------------------|-----|------|
| Supply voltage, V_{CC} | 3 | 3.3 | 3.6 | V |
| High-level input voltage, V_{IH} (\overline{SHTDN}) | 2 | | | V |
| Low-level input voltage, V_{IL} (\overline{SHTDN}) | | | 0.8 | V |
| Differential input voltage, $ V_{ID} $ | 0.1 | | 0.6 | V |
| Common-mode input voltage, V_{IC} (see Figure 2 and Figure 3) | $\frac{ V_{ID} }{2}$ | $2.4 - \frac{ V_{ID} }{2}$ | | V |
| | | $V_{CC} - 0.8$ | | |
| Operating free-air temperature, T_A | 0 | | 70 | °C |

timing requirements

| | | MIN | NOM | MAX | UNIT |
|-----------|----------------------------------|------|-----|------|------|
| t_c | Cycle time, input clock§ | 14.7 | | 32.4 | ns |
| t_{su1} | Setup time, input (see Figure 7) | 600 | | | ps |
| t_{h1} | Hold time, input (see Figure 7) | 600 | | | ps |

§ Parameter t_c is defined as the mean duration of a minimum of 32 000 clock cycles.

electrical characteristics over recommended operating conditions (unless otherwise noted)

| PARAMETER | | TEST CONDITIONS | MIN | TYP† | MAX | UNIT |
|-----------|--|--|------|------|-----|------|
| V_{IT+} | Positive-going differential input threshold voltage | | | | 100 | mV |
| V_{IT-} | Negative-going differential input threshold voltage‡ | | -100 | | | mV |
| V_{OH} | High-level output voltage | $I_{OH} = -4$ mA | 2.4 | | | V |
| V_{OL} | Low-level output voltage | $I_{OL} = 4$ mA | | | 0.4 | V |
| I_{CC} | Quiescent current (average) | Disabled, All inputs open | | | 280 | μA |
| | | Enabled, AnP = 1 V, AnM = 1.4 V, $t_C = 15.38$ ns | | 60 | 74 | mA |
| | | Enabled, $C_L = 8$ pF, Grayscale pattern (see Figure 4), $t_C = 15.38$ ns | | 74 | | mA |
| | | Enabled, $C_L = 8$ pF, Worst-case pattern (see Figure 5) $t_C = 15.38$ ns | | 107 | | mA |
| I_{IH} | High-level input current (SHTDN) | $V_{IH} = V_{CC}$ | | | ±20 | μA |
| I_{IL} | Low-level input current (SHTDN) | $V_{IL} = 0$ | | | ±20 | μA |
| I_{IN} | Input current (LVDS input terminals A and CLKIN) | $0 \leq V_I \leq 2.4$ V | | | ±20 | μA |
| I_{OZ} | High-impedance output current | $V_O = 0$ or V_{CC} | | | ±10 | μA |

† All typical values are at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$.

‡ The algebraic convention, in which the less-positive (more-negative) limit is designed minimum, is used in this data sheet for the negative-going input voltage threshold only.

SN75LVDS82 FLATLINK™ RECEIVER

SLLS259D – NOVEMBER 1996 – REVISED MAY 1999

switching characteristics over recommended operating conditions (unless otherwise noted)

| PARAMETER | TEST CONDITIONS | MIN | TYP† | MAX | UNIT |
|--|---|-----|------------|-----|------|
| t_{su2} Setup time, D0 – D27 valid to CLKOUT↓ | $C_L = 8$ pF, | 5 | | | ns |
| t_{h2} Hold time, CLKOUT↓ to D0 – D27 valid | See Figure 6 | 5 | | | ns |
| t_{RSKM} Receiver input skew margin‡ (see Figure 7) | $t_C = 15.38$ ns ($\pm 0.2\%$), Input clock jitter < 50 ps§, | 490 | | | ps |
| t_d Delay time, CLKIN↑ to CLKOUT↓ (see Figure 7) | $t_C = 15.38$ ns ($\pm 0.2\%$), $C_L = 8$ pF | | 3.7 | | ns |
| $\Delta t_{C(o)}$ Cycle time, change in output clock period¶ | $t_C = 15.38 + 0.75 \sin(2\pi 500E3t) \pm 0.05$ ns, See Figure 8 | | ± 80 | | ps |
| | $t_C = 15.38 + 0.75 \sin(2\pi 3E6t) \pm 0.05$ ns, See Figure 8 | | ± 300 | | |
| t_{en} Enable time, \overline{SHTDN} ↑ to Dn valid | See Figure 9 | | 1 | | ms |
| t_{dis} Disable time, \overline{SHTDN} ↓ to off state | See Figure 10 | | 400 | | ns |
| t_t Transition time, output (10% to 90% t_r or t_f) | $C_L = 8$ pF | | 3 | | ns |
| t_W Pulse duration, output clock | | | $0.43 t_C$ | | ns |

† All typical values are at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$.

‡ The parameter t_{RSKM} is the timing margin available to the transmitter and interconnection skews and clock jitter. It is defined by $\frac{t_C}{14} - t_{su1}/t_{h1}$

§ |Input clock jitter| is the magnitude of the change in input clock period.

¶ $\Delta t_{C(o)}$ is the change in the output clock period from one cycle to the next cycle observed over 15 000 cycles.

PARAMETER MEASUREMENT INFORMATION




Figure 2. Voltage Definitions






Figure 3. Common-Mode Input Voltage Versus Differential Input Voltage

PARAMETER MEASUREMENT INFORMATION



NOTE A: The 16-grayscale test-pattern tests device power consumption for a typical display pattern.

Figure 4. 16-Grayscale Test-Pattern Waveforms



NOTE A: The worst-case test pattern produces the maximum switching frequency for all of the outputs.

Figure 5. Worst-Case Test-Pattern Waveforms




Figure 6. Setup and Hold Time Waveforms

PARAMETER MEASUREMENT INFORMATION




Figure 7. Receiver Input Skew Margin and Delay Timing Waveforms

PARAMETER MEASUREMENT INFORMATION




Figure 8. Input Clock Jitter Test




Figure 9. Enable Time Waveforms




Figure 10. Disable Time Waveforms

TYPICAL CHARACTERISTICS




Figure 11





Figure 12


APPLICATION INFORMATION



NOTES: A. The five 100-Ω terminating resistors are recommended to be 0603 types.
B. NA – not applicable, these unused inputs should be left open.

Figure 13. 24-Bit Color Host to 24-Bit LCD Flat Panel Display Application

APPLICATION INFORMATION



- NOTES: A. The four 100-Ω terminating resistors are recommended to be 0603 types.
B. NA – not applicable, these unused inputs should be left open.

Figure 14. 18-Bit Color Host to 24-Bit Color LCD Panel Display Application

SN75LVDS82
 FLATLINK™ RECEIVER


SLLS259D – NOVEMBER 1996 – REVISED MAY 1999

MECHANICAL INFORMATION

DGG (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

48 PIN SHOWN



- NOTES: A. All linear dimensions are in millimeters.
 B. This drawing is subject to change without notice.
 C. Body dimensions do not include mold protrusion not to exceed 0,15.
 D. Falls within JEDEC MO-153

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.