
SLLS065F - AUGUST 1989 - REVISED JANUARY 2000

- Meets or Exceeds the Requirements of TIA/EIA-232-F and ITU Recommendation
- Single Chip With Easy Interface Between **UART and Serial-Port Connector**
- **Less Than 9-mW Power Consumption**
- Wide Driver Supply Voltage . . . 4.5 V to 13.2 V
- **Driver Output Slew Rate Limited to** 30 V/us Max
- Receiver Input Hysteresis . . . 1100 mV Typ
- **Push-Pull Receiver Outputs**
- On-Chip Receiver 1-us Noise Filter
- **Functionally Interchangeable With Texas** Instruments SN75185
- Operates Up to 120 kbit/s Over a 3-Meter Cable (See Application Information for Conditions)

DW OR N PACKAGE (TOP VIEW)



description

The SN75C185 is a low-power BiMOS device containing three independent drivers and five receivers that are used to interface data terminal equipment (DTE) with data circuit-terminating equipment (DCE). Typically, the SN75C185 replaces one SN75188 and two SN75189 devices. This device conforms to TIA/EIA-232-F. The drivers and receivers of the SN75C185 are similar to those of the SN75C188 and SN75C189A, respectively. The drivers have a controlled output slew rate that is limited to a maximum of 30 V/µs, and the receivers have filters that reject input noise pulses that are shorter than 1 µs. Both these features eliminate the need for external components.

The SN75C185 uses the low-power BiMOS technology. In most applications, the receivers contained in this device interface to single inputs of peripheral devices such as ACEs, UARTS, or microprocessors. By using sampling, such peripheral devices usually are insensitive to the transition times of the input signals. If this is not the case, or for other uses, it is recommended that the SN75C185 receiver outputs be buffered by single Schmitt input gates or single gates of the HCMOS, ALS, or 74F logic families.

The SN75C185 is characterized for operation from 0°C to 70°C.




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.




SLLS065F - AUGUST 1989 - REVISED JANUARY 2000

logic symbol†




[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)





equivalent schematics of inputs and outputs



All resistor values are nominal.

SLLS065F - AUGUST 1989 - REVISED JANUARY 2000

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V _{DD} (see Note 1)	
Supply voltage, V _{SS}	
Supply voltage, V _{CC}	7 V
Input voltage range, V _I : Driver	V _{SS} to V _{DD}
Receiver	–30 V to 30 V
Output voltage range, V _O : Driver	\dots V _{SS} -6 V to V _{DD} + 6 V
Receiver	$-0.3 \text{ V to V}_{CC} + 0.3 \text{ V}$
Package thermal impedance, θ_{JA} (see Note 2): DW package	58°C/W
N package	69°C/W
Operating free-air temperature range, T _A	0°C to 70°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	260°C
Storage temperature range, T _{Stg}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions

			MIN	NOM	MAX	UNIT
	Supply voltage	V_{DD}	4.5	12	13.2	V
		V _{SS}	-4.5	-12	-13.2	V
		Vcc	4.5	5	6	V
.,	Input voltage (see Note 3)	Drivers	V _{SS} +2		V_{DD}	V
۷I		Receivers	-25		25	
VIH	High-level input voltage	Drivers	2			V
V _{IL}	Low-level input voltage	Drivers			0.8	V
IOH	High-level output current	Receivers			-1	mA
loL	High-level output current	Receivers			3.2	mA
TA	Operating free-air temperature		0		70	°C

NOTE 3: The algebraic convention, where the more positive (less negative) limit is designated as maximum, is used in this data sheet for logic levels only, e.g., if -10 V is a maximum, the typical value is a more negative voltage.

supply currents

	PARAMETER	TEST	TEST CONDITIONS				MAX	UNIT
1	Supply surrent from Vo.	$V_{DD} = 5 V$,	$V_{SS} = -5 V$		115	200		
'DD	Supply current from V _{DD}	All inputs at 2 V or 0.8 V	V _{DD} = 12 V,	V _{SS} = -12 V		115	200	μΑ
laa	Supply ourrent from Voc	No load,	$V_{DD} = 5 V$,	$V_{SS} = -5 V$		-115	-200	
ISS	Supply current from VSS	All inputs at 2 V or 0.8 V	V _{DD} = 12 V,	V _{SS} = -12 V		-115	-200	μΑ
laa	Supply current from Voc	No load	$V_{DD} = 5 V$,	$V_{SS} = -5 \text{ V}$			750	μA
I _{CC} Supply current from V _{CC} All inputs at 0 or 5 V	V _{DD} = 12 V,	$V_{SS} = -12 \text{ V}$			750	μΑ		



NOTES: 1. All voltages are with respect to network GND.

^{2.} The package thermal impedance is calculated in accordance with JESD 51.

DRIVER SECTION

electrical characteristics over operating free-air temperature range, V_{DD} = 12 V, V_{SS} = –12 V, V_{CC} = 5 V $\pm 10\%$ (unless otherwise noted)

	PARAMETER	TEST CONDITIONS			MIN	TYP†	MAX	UNIT	
Vou	High-level output voltage	V _{IL} = 0.8 V,	$R_L = 3 k\Omega$,	$V_{DD} = 5 V$,	$V_{SS} = -5 V$	4	4.5		V
VOH	r ligh-level output voltage	See Figure 1	ee Figure 1	V _{DD} = 12 V	$V_{SS} = -12 \text{ V}$	10	10.8		V
Voi	Low-level output voltage	V _{IH} = 0.8 V,	$R_L = 3 k\Omega$,	$V_{DD} = 5 V$,	$V_{SS} = -5 V$		-4.4	-4	V
VOL	(see Note 3)	See Figure 1		V _{DD} = 12 V	$V_{SS} = -12 \text{ V}$		-10.7	-10	V
lн	High-level input current	V _I = 5 V,	V _I = 5 V, See Figure 2					1	μΑ
I _I L	Low-level input current	$V_{I} = 0$,	V _I = 0, See Figure 2					-1	μΑ
IOS(H)	High-level short-circuit output current (see Note 4)	$V_I = 0.8 \text{ V}, \qquad V_O = 0 \text{ or } V_O = V_{SS},$ See Figure 1			-4.5	-12	-19.5	mA	
los(L)	Low-level short-circuit output current (see Note 4)	$V_I = 2 V$, $V_O = 0 \text{ or } V_O = V_{DD}$, See Figure 1			4.5	12	19.5	mA	
r _O	Output resistance	V _{DD} = V _{SS} = See Note 5	V _{CC} = 0,	$V_0 = -2 \text{ V to}$	2 V,	300	400	·	Ω

[†] All typical values are at $T_A = 25$ °C.

NOTES: 3. The algebraic convention, where the more positive (less negative) limit is designated as maximum, is used in this data sheet for logic levels only, e.g., if –10 V is a maximum, the typical value is a more negative voltage.

- 4. Not more than one output should be shorted at one time.
- 5. Test conditions are those specified by TIA/EIA-232-F.

switching characteristics, V_{DD} = 12 V, V_{SS} = -12 V, V_{CC} = 5 V ±10%, T_A = 25°C (unless otherwise noted) (see Figure 3)

	PARAMETER		TEST CONDITIONS			MAX	UNIT		
^t PLH	Propagation delay time, low- to high-level output (see Note 6)	$R_L = 3 \text{ k}\Omega \text{ to } 7 \text{ k}\Omega,$			1.2	3	μs		
tPHL	Propagation delay time, high- to low-level output (see Note 6)		$R_L = 3 \text{ k}\Omega \text{ to } 7 \text{ k}\Omega,$	$R_L = 3 \text{ k}\Omega \text{ to } 7 \text{ k}\Omega,$	C _L = 15 pF		2.5	3.5	μs
tTLH	Transition time, low- to high-level output			0.53	2	3.2	μs		
tTHL	Transition time, high- to low-level output			0.53	2	3.2	μs		
tTLH	Transition time, low- to high-level output (see Note 7)	D: 21-04-71-0	$R_1 = 3 k\Omega \text{ to } 7 k\Omega$	$k\Omega$, $C_1 = 2500 \text{ pF}$		1		μs	
tTHL	Transition time, high- to low-level output (see Note 7)	K[= 3 K22 to 7 K22,	CL = 2500 pr		1		μs		
SR	Output slew rate (see Note 7)	$R_L = 3 \text{ k}\Omega \text{ to } 7 \text{ k}\Omega,$	C _L = 15 pF	4	10	30	V/µs		

NOTES: 6. tpHL and tpLH include the additional time due to on-chip slew rate and are measured at the 50% points.

7. Measured between 3-V and -3-V points of output waveform TIA/EIA-232-F conditions), and all unused inputs are tied either high or low.



RECEIVER SECTION

electrical characteristics over operating free-air temperature range, V_{DD} = 12 V, V_{SS} = -12 V, V_{CC} = 5 V $\pm 10\%$ (unless otherwise noted)

	PARAMETER		TEST COND	TIONS	MIN	TYP [†]	MAX	UNIT
V _{IT+}	Positive-going input threshhold voltage	See Figure 5			1.6	2.1	2.55	V
VIT-	Negative-going input threshhold voltage	See Figure 5			0.65	1	1.25	٧
V _{hys}	Input hysteresis voltage (V _{IT+} - V _{IT-})				600	1100		mV
		V _I = 0.75 V,	$I_{OH} = -20 \mu A$,	See Figure 5 and Note 8	3.5			
\/a	V()H I liqii-level outbut voltage I '	V _I = 0.75 V,	V _{CC} = 4.5 V		2.8	4.4		V
VOH		$I_{OH} = -1 \text{ mA},$	V _{CC} = 5 V		3.8	4.9		V
		See Figure 5	V _{CC} = 5.5 V		4.3	5.4		
VOL	Low-level output voltage	V _I = 3 V,	$I_{OL} = 3.2 \text{ mA},$	See Figure 5		0.17	0.4	V
1	High-level input current	V _I = 3 V			0.43	0.55	1	mA
'IH	riign-ievei input current	V _I = 25 V			3.6	4.6	8.3	IIIA
		V _I = -3 V			-0.43	-0.55	-1	mA
¹IL	Low-level input current	V _I = -25 V			-3.6	-5.0	-8.3	IIIA
IOS(H)	Short-circuit output at high level	V _I = 0.75 V,	V _O = 0,	See Figure 4		-8	-15	mA
I _{OS(L)}	Short-circuit output at low level	$V_I = V_{CC}$	$V_O = V_{CC}$	See Figure 4		13	25	mA

[†] All typical values are at T_A = 25 °C.

NOTE 8: If the inputs are left unconnected, the receiver interprets this as an input low, and the receiver outputs remain in the high state.

switching characteristics, V_{DD} = 12 V, V_{SS} = -12 V, V_{CC} = 5 V ±10%, T_A = 25°C (unless otherwise noted) (see Figure 6)

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT	
tPLH	Propagation delay time, low- to high-level output	R _L = 5 kΩ,	P. – 5 kO - C. –	$R_1 = 5 k\Omega$, $C_1 = 50 pF$		3	4	μs
tPHL	Propagation delay time, high- to low-level output				C: - 50 pE		3	4
tTLH	Transition time, low- to high-level output		CL = 50 pr		300	450	ns	
tTHL	Transition time, high- to low-level output				100	300	ns	
t _{w(N)}	Duration of longest pulse rejected as noise (see Note 9)	$R_L = 5 k\Omega$,	C _L = 50 pF	1		4	μs	

NOTE 9: The receiver ignores any postive- or negative-going pulse that is less than the minimum value of $t_{W(N)}$ and accepts any positive- or negative-going pulse greater than the maximum of $t_{W(N)}$.



PARAMETER MEASUREMENT INFORMATION




Figure 1. Driver Test Circuit for V_{OH} , V_{OL} , $I_{OS(H)}$, and $I_{OS(L)}$





Figure 2. Driver Test Circuit for IIH and IIL



NOTES: A. C_L includes probe and jig capacitance.

B. The pulse generator has the following characteristics: t_W = 25 μ s, PRR = 20 kHz, Z_O = 50 Ω , t_f = t_f < 50 ns.

Figure 3. Driver Test Circuit and Voltage Waveforms

PARAMETER MEASUREMENT INFORMATION




Figure 4. Receiver Test Circuit for I_{OS(H)} and I_{OS(L)}





Figure 5. Receiver Test Circuit for V_{IT}, V_{OH}, and V_{OL}



- NOTES: A. C_L includes probe and jig capacitance.
 - B. The pulse generator has the following characteristics: t_W = 25 μ s, PRR = 20 kHz, Z_O = 50 Ω , t_f = t_f < 50 ns.

Figure 6. Receiver Propagation and Transition Times



APPLICATION INFORMATION





Figure 7. Typical Connection

The SN75C185 supports data rates up to 120 kbit/s over a 3-meter cable. Laboratory experiments show that, with C_L = 500 pF and R_L = 3 k Ω (minimum RS-232 input resistance load), the device can support this data rate. The 500-pF load approximates a typical 3-meter cable because the maximum RS-232 specification is 2500 pF (or about 15 meters). Figure 8 shows the test circuit used. Temperature was varied from 0°C to 70°C for the experiment.



NOTES: A. The pulse generator has the following characteristics: PRR = 60 kHz (120 kbit/s), $Z_O = 50 \Omega$.

B. $V_{CC} = 5 \text{ V}, V_{DD} = 12 \text{ V}, V_{SS} = -12 \text{ V}.$

Figure 8. Data-Rate Test Circuit

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 2000, Texas Instruments Incorporated