# 500kHz, 12-Bit, 6-Channel Simultaneous Sampling ANALOG-TO-DIGITAL CONVERTER 

## FEATURES

- 6 SIMULTANEOUS SAMPLING CHANNELS
- FULLY DIFFERENTIAL INPUTS
- $2 \mu \mathrm{~s}$ TOTAL THROUGHPUT PER CHANNEL
- GUARANTEED NO MISSING CODES
- PARALLEL INTERFACE
- 1MHz EFFECTIVE SAMPLING RATE
- LOW POWER: 50 mW
- 6X FIFO


## APPLICATIONS

- MOTOR CONTROL
- MULTI-AXIS POSITIONING SYSTEMS
- 3-PHASE POWER CONTROL


## DESCRIPTION

The ADS7864 is a dual 12 -bit, 500 kHz Analog-toDigital (A/D) converter with 6 fully differential input channels grouped into three pairs for high speed simultaneous signal acquisition. Inputs to the sample-andhold amplifiers are fully differential and are maintained differential to the input of the A/D converter. This provides excellent common-mode rejection of 80 dB at 50 kHz which is important in high noise environments.
The ADS7864 offers a parallel interface and control inputs to minimize software overhead. The output data for each channel is available as a 16-bit word (address and data). The ADS7864 is offered in a TQFP-48 package and is fully specified over the $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ operating range.


International Airport Industrial Park • Mailing Address: PO Box 11400, Tucson, AZ 85734 • Street Address: 6730 S. Tucson Blvd., Tucson, AZ 85706 • Tel: (520) 746-1111 Twx: 910-952-1111 • Cable: BBRCORP • Telex: 066-6491 • FAX: (520) 889-1510 • Immediate Product Info: (800) 548-6132

## SPECIFICATIONS

All specifications $T_{\text {MIN }}$ to $T_{M A X},+V_{A}=+V_{D}=+5 \mathrm{~V}, V_{\text {REF }}=$ internal +2.5 V and $\mathrm{f}_{\mathrm{CLK}}=8 \mathrm{MHz}, \mathrm{f}_{\text {SAMPLE }}=500 \mathrm{kHz}$, unless otherwise noted.

| PARAMETER | CONDITIONS | ADS7864Y |  |  | ADS7864YB |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| RESOLUTION |  |  |  | 12 |  |  | * | Bits |
| ANALOG INPUT <br> Input Voltage Range-Bipolar Absolute Input Range <br> Input Capacitance Input Leakage Current | $\begin{gathered} \mathrm{V}_{\text {CENTER }}=+2.5 \mathrm{~V} \\ + \text { IN } \\ -\mathrm{IN} \\ \text { CLK }=\text { GND } \end{gathered}$ | $\begin{gathered} -\mathrm{V}_{\text {REF }} \\ -0.3 \\ -0.3 \end{gathered}$ | $\begin{array}{r} 15 \\ \pm 1 \end{array}$ | $\begin{aligned} & +V_{\text {REF }} \\ + & V_{A}+0.3 \\ + & V_{A}+0.3 \end{aligned}$ | * | * | * | V <br> V <br> V <br> pF <br> $\mu \mathrm{A}$ |
| SYSTEM PERFORMANCE <br> No Missing Codes Integral Linearity Integral Linearity Match <br> Differential Linearity <br> Bipolar Offset Error <br> Bipolar Offset Error Match <br> Positive Gain Error <br> Positive Gain Error Match <br> Negative Gain Error <br> Negative Gain Error Match <br> Common-Mode Rejection Ratio <br> Noise <br> Power Supply Rejection Ratio | Referenced to REF $_{\text {IN }}$ <br> Referenced to REF $_{\text {IN }}$ <br> Referenced to $\mathrm{REF}_{\mathrm{IN}}$ <br> At DC <br> $\mathrm{V}_{\mathrm{IN}}= \pm 1.25 \mathrm{Vp}-\mathrm{p}$ at 50 kHz | 12 -0.9 | $\begin{gathered} \pm 0.75 \\ 0.5 \\ \pm 0.6 \\ \pm 0.75 \\ \\ \pm 0.15 \\ \\ \pm 0.15 \\ \\ 84 \\ 80 \\ 120 \\ 0.3 \end{gathered}$ | $\begin{gathered} \pm 2 \\ \\ \pm 4 \\ 3 \\ \pm 0.75 \\ 3 \\ \pm 0.75 \\ 3 \end{gathered}$ | * <br> * | $\begin{gathered} \pm 0.5 \\ * \\ \pm 0.4 \\ \pm 0.5 \\ \\ \pm 0.1 \\ \pm 0.1 \\ \\ \text { * } \\ \text { * } \\ \text { * } \\ \text { * } \end{gathered}$ | $\begin{gathered} \pm 1 \\ \\ \pm 3 \\ * \\ \pm 0.5 \\ * \\ \pm 0.5 \\ * \\ \\ * \end{gathered}$ | Bits LSB LSB LSB LSB LSB $\%$ of FSR LSB $\%$ of FSR LSB dB dB $\mu V r m s$ LSB |
| SAMPLING DYNAMICS <br> Conversion Time per A/D Acquisition Time Throughput Rate Aperture Delay Aperture Delay Matching Aperture Jitter Small-Signal Bandwidth |  | 500 | $\begin{gathered} 1.75 \\ 0.25 \\ \\ 3.5 \\ 100 \\ 50 \\ 40 \end{gathered}$ |  | * | * <br> * <br> * <br> * <br> * <br> * |  | $\mu \mathrm{s}$ <br> $\mu \mathrm{s}$ <br> kHz <br> ns <br> ps <br> ps <br> MHz |
| DYNAMIC CHARACTERISTICS <br> Total Harmonic Distortion SINAD <br> Spurious Free Dynamic Range Channel-to-Channel Isolation | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}= \pm 2.5 \mathrm{Vp}-\mathrm{p} \text { at } 100 \mathrm{kHz} \\ & \mathrm{~V}_{\mathrm{IN}}= \pm 2.5 \mathrm{Vp}-\mathrm{p} \text { at } 100 \mathrm{kHz} \\ & \mathrm{~V}_{\mathrm{IN}}= \pm 2.5 \mathrm{Vp}-\mathrm{p} \text { at } 100 \mathrm{kHz} \\ & \mathrm{~V}_{\mathrm{IN}}= \pm 2.5 \mathrm{Vp}-\mathrm{p} \text { at } 50 \mathrm{kHz} \end{aligned}$ |  | $\begin{gathered} -75 \\ 71 \\ 78 \\ -76 \\ \hline \end{gathered}$ |  |  | $\begin{aligned} & * \\ & * \\ & * \\ & * \end{aligned}$ |  | $\begin{aligned} & \mathrm{dB} \\ & \mathrm{~dB} \\ & \mathrm{~dB} \\ & \mathrm{~dB} \end{aligned}$ |
| VOLTAGE REFERENCE <br> Internal Reference Voltage Internal Drift Internal Noise Internal Source Current Internal Load Rejection Internal PSRR External Reference Voltage Range Input Current Input Capacitance |  | $2.475$ $1.2$ | $\begin{gathered} 2.5 \\ 10 \\ 50 \\ 2 \\ 0.005 \\ 80 \\ 2.5 \\ \\ 5 \end{gathered}$ | $2.525$ $\begin{gathered} 2.6 \\ 100 \end{gathered}$ | * <br> * |  | * <br> * <br> * | ppm $/{ }^{\circ} \mathrm{C}$ <br> $\mu \mathrm{Vp}$-p <br> mA <br> $\mathrm{mV} / \mu \mathrm{A}$ <br> dB <br> V <br> $\mu \mathrm{A}$ <br> pF |
| DIGITAL INPUT/OUTPUT <br> Logic Family <br> Logic Levels: $\mathrm{V}_{\mathrm{IH}}$ <br> $\mathrm{V}_{\text {IL }}$ <br> $\mathrm{V}_{\mathrm{OH}}$ <br> $\mathrm{V}_{\mathrm{OL}}$ <br> External Clock <br> Data Format | $\begin{aligned} \mathrm{I}_{\mathrm{IH}} & =+5 \mu \mathrm{~A} \\ \mathrm{I}_{\mathrm{IL}} & =+5 \mu \mathrm{~A} \\ \mathrm{I}_{\mathrm{OH}} & =-500 \mu \mathrm{~A} \\ \mathrm{I}_{\mathrm{OL}} & =-500 \mu \mathrm{~A} \end{aligned}$ | $\begin{gathered} 3.0 \\ -0.3 \\ 3.5 \\ 0.2 \\ \text { Bin } \end{gathered}$ | CMOS <br> Two's | $\begin{gathered} +\mathrm{V}_{\mathrm{D}}+0.3 \\ 0.8 \\ \\ 0.4 \\ 8 \\ \text { nplement } \end{gathered}$ | $*$ $*$ $*$ <br> * <br> * | * <br> * | * <br> * <br> * <br> * | $\begin{gathered} \mathrm{V} \\ \mathrm{~V} \\ \mathrm{~V} \\ \mathrm{~V} \\ \mathrm{MHz} \end{gathered}$ |
| POWER SUPPLY REQUIREMENTS <br> Power Supply Voltage, $+\mathrm{V}_{\mathrm{A}},+\mathrm{V}_{\mathrm{D}}$ <br> Quiescent Current, $+\mathrm{V}_{\mathrm{A}},+\mathrm{V}_{\mathrm{D}}$ <br> Power Dissipation |  | 4.75 | 5 | $\begin{gathered} 5.25 \\ 10 \\ 50 \\ \hline \end{gathered}$ | * | * | $\begin{aligned} & * \\ & * \\ & * \end{aligned}$ | $\begin{gathered} \mathrm{V} \\ \mathrm{~mA} \\ \mathrm{~mW} \end{gathered}$ |

* Specifications same as ADS7864Y.

The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.

ABSOLUTE MAXIMUM RATINGS

| Analog Inputs to AGND: Any Channel Input ......... -0.3 V to $\left(+\mathrm{V}_{\mathrm{D}}+0.3 \mathrm{~V}\right)$ <br> $\mathrm{REF}_{\text {IN }} \ldots \ldots . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ~$ |
| :---: |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |

## ELECTROSTATIC DISCHARGE SENSITIVITY

This integrated circuit can be damaged by ESD. Burr-Brown recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

## PACKAGE/ORDERING INFORMATION

| PRODUCT | MINIMUM RELATIVE ACCURACY (LSB) | MAXIMUM GAIN ERROR (\%) | SPECIFICATION TEMPERATURE RANGE | PACKAGE | PACKAGE DRAWING NUMBER | ORDERING NUMBER ${ }^{(1)}$ | TRANSPORT MEDIA |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADS7864Y <br> ADS7864YB | $\begin{gathered} \pm 2 \\ " \\ \pm 1 \end{gathered}$ | $\begin{gathered} \pm 0.75 \\ " \\ \pm 0.5 \end{gathered}$ | $\begin{gathered} -40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \\ \text { " } \\ -40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \end{gathered}$ | $\begin{gathered} \text { TQFP-48 } \\ " \\ \text { TQFP-48 } \\ " \end{gathered}$ | $\begin{gathered} 355 \\ " \\ 355 \end{gathered}$ | $\begin{gathered} \text { ADS7864Y/250 } \\ \text { ADS7864Y/2K } \\ \text { ADS7864YB/250 } \\ \text { ADS7864YB/2K } \end{gathered}$ | Tape and Reel Tape and Reel Tape and Reel Tape and Reel |

NOTES: (1) Models with a slash (/) are available only in Tape and Reel in the quantities indicated (e.g., /2K indicates 2000 devices per reel). Ordering 2000 pieces of "ADS7864Y/2K" will get a single 2000-piece Tape and Reel.

## BASIC OPERATION



Top View


## PIN DESCRIPTIONS

| PIN | NAME | DESCRIPTION | PIN | NAME | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | $+\mathrm{V}_{\mathrm{A}}$ | Analog Power Supply. Normally +5V. | 25 | $\overline{\text { HOLDC }}$ | Places Channels C 0 and C 1 in hold mode. |
| 2 | AGND | Analog Ground | 26 | $\overline{\text { HOLDB }}$ | Places Channels B0 and B1 in hold mode. |
| 3 | DB15 | Data Valid Output: " 1 " for data valid; " 0 " for invalid data. | 27 | $\overline{\text { HOLDA }}$ | Places Channels A0 and A1 in hold mode. |
|  |  |  | 28 | BYTE | $2 \times 8$ Output Capability. Active HIGH |
| 4 | DB14 | Channel Address Output Pin (see channel truth table) | 29 | A2 | A2 Address/Mode Select Pin (see Address/Mode Truth table). |
| 5 | DB13 | Channel Address Output Pin (see channel truth table) | 30 | A1 | A1 Address/Mode Select Pin (see Address/Mode Truth Table). |
| 6 | DB12 | Channel Address Output Pin (see channel truth table) | 31 | A0 | A0 Address/Mode Select Pin (see Address/Mode Truth Table). |
| 7 | DB11 | Data Bit 11 - MSB | 32 | $\overline{\text { RESET }}$ | Reset Pin |
| 8 | DB10 | Data Bit 10 | 33 | REFOUT | Reference Out |
| 9 | DB9 | Data Bit 9 | 34 | REFIN | Reference In |
| 10 | DB8 | Data Bit 8 | 35 | AGND | Analog Ground |
| 11 | DB7 | Data Bit 7 | 36 | $+\mathrm{V}_{\text {A }}$ | Analog Power Supply. Normally +5 V . |
| 12 | DB6 | Data Bit 6 | 37 | CH A1+ | Noninverting Input Channel A1 |
| 13 | DB5 | Data Bit 5 | 38 | CH A1- | Inverting Input Channel A1 |
| 14 | DB4 | Data Bit 4 | 39 | CH B1+ | Noninverting Input Channel B1 |
| 15 | DB3 | Data Bit 3 | 40 | CH B1- | Inverting Input Channel B1 |
| 16 | DB2 | Data Bit 2 | 41 | $\mathrm{CHC1+}$ | Noninverting Input Channel C1 |
| 17 | DB1 | Data Bit 1 | 42 | CH C1- | Inverting Input Channel C1 |
| 18 | DB0 | Data Bit 0 - LSB | 43 | CH C0- | Inverting Input Channel C0 |
| 19 | $\overline{\text { BUSY }}$ | Low when a conversion is in progress. | 44 | CH C0+ | Noninverting Input Channel C0 |
| 20 | DGND | Digital Ground | 45 | CH B0- | Inverting Input Channel B0 |
| 21 | + $\mathrm{V}_{\mathrm{D}}$ | Digital Power Supply, +5VDC | 46 | CH B0+ | Noninverting Input Channel B0 |
| 22 | CLOCK | An external clock must be applied to the CLOCK input. | 47 | CH A0- | Inverting Input Channel A0 |
| 23 | $\overline{\mathrm{RD}}$ | RD Input. Enables the parallel output when used in conjunction with chip select. | 48 | $\mathrm{CH} \mathrm{A} 0+$ | Noninverting Input Channel A0 |
| 24 | $\overline{C S}$ | Chip Select |  |  |  |

## TYPICAL PERFORMANCE CURVES

At $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C},+\mathrm{V}_{\mathrm{A}}=+\mathrm{V}_{\mathrm{D}}=+5 \mathrm{~V}, \mathrm{~V}_{\mathrm{REF}}=$ internal +2.5 V and $\mathrm{f}_{\mathrm{CLK}}=8 \mathrm{MHz}, \mathrm{f}_{\mathrm{SAMPLE}}=500 \mathrm{kHz}$, unless otherwise noted.

FREQUENCY SPECTRUM


SIGNAL-TO-NOISE RATIO AND
SIGNAL-TO-(NOISE+DISTORTION) vs INPUT FREQUENCY


CHANGE IN SPURIOUS FREE DYNAMIC RANGE AND TOTAL HARMONIC DISTORTION vs TEMPERATURE


REQUENCY SPECTRUM
(4096 Point FFT; $\mathrm{f}_{\mathrm{IN}}=199.9 \mathrm{kHz},-0.2 \mathrm{~dB}$ )


CHANGE IN SIGNAL-TO-NOISE RATIO AND SIGNAL-TO-(NOISE+DISTORTION) vs TEMPERATURE


POSITIVE GAIN MATCH vs TEMPERATURE


## TYPICAL PERFORMANCE CURVES (Cont.)

At $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C},+\mathrm{V}_{\mathrm{A}}=+\mathrm{V}_{\mathrm{D}}=+5 \mathrm{~V}, \mathrm{~V}_{\mathrm{REF}}=$ internal +2.5 V and $\mathrm{f}_{\mathrm{CLK}}=8 \mathrm{MHz}, \mathrm{f}_{\mathrm{SAMPLE}}=500 \mathrm{kHz}$, unless otherwise noted.




DIFFERENTIAL LINEARITY ERROR vs CODE


INTEGRAL LINEARITY ERROR vs CODE


## TYPICAL PERFORMANCE CURVES (Cont.)

At $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C},+\mathrm{V}_{\mathrm{A}}=+\mathrm{V}_{\mathrm{D}}=+5 \mathrm{~V}, \mathrm{~V}_{\mathrm{REF}}=$ internal +2.5 V and $\mathrm{f}_{\mathrm{CLK}}=8 \mathrm{MHz}, \mathrm{f}_{\mathrm{SAMPLE}}=500 \mathrm{kHz}$, unless otherwise noted.


DIFFERENTIAL LINEARITY ERROR vs TEMPERATURE


INTEGRAL LINEARITY ERROR MATCH vs CODE
Channel A0/Channel B1
(Different Converter, Different Channels)



INTEGRAL LINEARITY ERROR MATCH vs CODE
Channel AO/Channel B0
(Same Converter, Different Channels)


## INTRODUCTION

The ADS7864 is a high speed, low power, dual 12-bit A/D converter that operates from a single +5 V supply. The input channels are fully differential with a typical common-mode rejection of 80 dB . The part contains dual $2 \mu \mathrm{~s}$ successive approximation ADCs, six differential sample-and-hold amplifiers, an internal +2.5 V reference with $\mathrm{REF}_{\text {IN }}$ and $\mathrm{REF}_{\text {OUT }}$ pins and a high speed parallel interface. There are six analog inputs that are grouped into three channels ( $\mathrm{A}, \mathrm{B}$ and C ). Each A/D converter has three inputs (A0/A1, B0/B1 and C0/ C 1 ) that can be sampled and converted simultaneously, thus preserving the relative phase information of the signals on both analog inputs. Each pair of channels has a hold signal ( $\overline{\mathrm{HOLDA}}, \overline{\mathrm{HOLDB}}, \overline{\mathrm{HOLDC}})$ to allow simultaneous sampling on all 6 channels. The part accepts an analog input voltage in the range of $-\mathrm{V}_{\mathrm{REF}}$ to $+\mathrm{V}_{\mathrm{REF}}$, centered around the internal +2.5 V reference. The part will also accept bipolar input ranges when a level shift circuit is used at the front end (see Figure 7).
A conversion is initiated on the ADS7864 by bringing the HOLDX pin LOW for a minimum of 15 ns . HOLDX LOW places both sample-and-hold amplifiers of the X channels in the hold state simultaneously and the conversion process is started on both channels. The BUSY output will then go LOW and remain LOW for the duration of the conversion cycle. The data can be read from the parallel output bus following the conversion by bringing both $\overline{\mathrm{RD}}$ and $\overline{\mathrm{CS}}$ LOW.
Conversion time for the ADS7864 is $1.75 \mu$ s when an 8 MHz external clock is used. The corresponding acquisition time is $0.25 \mu \mathrm{~s}$. To achieve maximum output rate $(500 \mathrm{kHz})$, the read function can be performed during at the start of the next conversion.
NOTE: This mode of operation is described in more detail in the Timing and Control section of this data sheet.

## SAMPLE-AND-HOLD SECTION

The sample-and-hold amplifiers on the ADS7864 allow the ADCs to accurately convert an input sine wave of full-scale amplitude to 12-bit accuracy. The input bandwidth of the sample-and-hold is greater than the Nyquist rate (Nyquist equals one-half of the sampling rate) of the ADC even when the ADC is operated at its maximum throughput rate of 500 kHz . The typical small-signal bandwidth of the sample-and-hold amplifiers is 40 MHz .
Typical aperture delay time or the time it takes for the ADS7864 to switch from the sample to the hold mode following the negative edge of $\overline{\text { HOLDX }}$ signal is 5 ns . The average delta of repeated aperture delay values is typically 50ps (also known as aperture jitter). These specifications reflect the ability of the ADS7864 to capture AC input signals accurately at the exact same moment in time.

## REFERENCE

Under normal operation, the $\mathrm{REF}_{\text {OUt }}$ pin (pin 2) should be directly connected to the $\mathrm{REF}_{\text {IN }}$ pin (pin 1) to provide an internal +2.5 V reference to the ADS7864. The ADS7864 can operate, however, with an external reference in the range of 1.2 V to 2.6 V for a corresponding full-scale range of 2.4 V to 5.2 V .
The internal reference of the ADS7864 is double-buffered. If the internal reference is used to drive an external load, a buffer is provided between the reference and the load applied to pin 33 (the internal reference can typically source 2 mA of current-load capacitance should not exceed 100 pF ). If an external reference is used, the second buffer provides isolation between the external reference and the CDAC. This buffer is also used to recharge all of the capacitors of both CDACs during conversion.

## ANALOG INPUT

The analog input is bipolar and fully differential. There are two general methods of driving the analog input of the ADS7864: single-ended or differential (see Figures 1 and 2). When the input is single-ended, the -IN input is held at the common-mode voltage. The +IN input swings around the same common voltage and the peak-to-peak amplitude is the (common-mode $+\mathrm{V}_{\mathrm{REF}}$ ) and the (common-mode $-\mathrm{V}_{\mathrm{REF}}$ ). The value of $\mathrm{V}_{\mathrm{REF}}$ determines the range over which the common-mode voltage may vary (see Figure 3).
When the input is differential, the amplitude of the input is the difference between the +IN and -IN input, or: $(+\mathrm{IN})-(-\mathrm{IN})$. The peak-to-peak amplitude of each input is $\pm 1 / 2 \mathrm{~V}_{\text {REF }}$ around this common voltage. However, since the inputs are $180^{\circ}$ out of phase, the peak-to-peak amplitude of the differential voltage is $+\mathrm{V}_{\text {REF }}$ to $-\mathrm{V}_{\text {REF }}$. The value of $\mathrm{V}_{\text {REF }}$ also determines the range of the voltage that may be common to both inputs (see Figure 4).


FIGURE 1. Methods of Driving the ADS7864 Single-Ended or Differential.


NOTES: Common-Mode Voltage (Differential Mode) $=\frac{(\mathrm{IN}+)+(\mathrm{IN}-)}{2}$, Common-Mode Voltage (Single-Ended Mode) $=\mathrm{IN}-$.
The maximum differential voltage between $+I N$ and $-I N$ of the ADS7864 is $V_{\text {REF }}$. See Figures 3 and 4 for a further explanation of the common voltage range for single-ended and differential inputs.

FIGURE 2. Using the ADS7864 in the Single-Ended and Differential Input Modes.


FIGURE 3. Single-Ended Input: Common-Mode Voltage Range vs $\mathrm{V}_{\text {REF }}$.

In each case, care should be taken to ensure that the output impedance of the sources driving the +IN and -IN inputs are matched. Otherwise, this may result in offset error, which will change with both temperature and input voltage.

The input current on the analog inputs depend on a number of factors: sample rate, input voltage, and source impedance. Essentially, the current into the ADS7864 charges the internal capacitor array during the sampling period. After this


FIGURE 4. Differential Input: Common-Mode Voltage Range vs $\mathrm{V}_{\text {REF }}$.
capacitance has been fully charged, there is no further input current. The source of the analog input voltage must be able to charge the input capacitance $(15 \mathrm{pF})$ to a 12 -bit settling level within 2 clock cycles. When the converter goes into the hold mode, the input impedance is greater than $1 \mathrm{G} \Omega$.

Care must be taken regarding the absolute analog input voltage. The +IN and -IN inputs should always remain within the range of GND -300 mV to $\mathrm{V}_{\mathrm{DD}}+300 \mathrm{mV}$.

## TRANSITION NOISE

Figure 5 shows a histogram plot for the ADS7864 following 8,000 conversions of a DC input. The DC input was set at output code 2046. All but one of the conversions had an output code result of 2046 (one of the conversions resulted in an output of 2047). The histogram reveals the excellent noise performance of the ADS7864.

## BIPOLAR INPUTS

The differential inputs of the ADS7864 were designed to accept bipolar inputs ( $-\mathrm{V}_{\text {REF }}$ and $+\mathrm{V}_{\text {REF }}$ ) around the internal reference voltage $(2.5 \mathrm{~V})$, which corresponds to a 0 V to 5 V input range with a 2.5 V reference. By using a simple op amp circuit featuring a single amplifier and four external resistors, the ADS7864 can be configured to except bipolar inputs. The conventional $\pm 2.5 \mathrm{~V}, \pm 5 \mathrm{~V}$, and $\pm 10 \mathrm{~V}$ input ranges can be interfaced to the ADS7864 using the resistor values shown in Figure 7.

## TIMING AND CONTROL

The ADS7864 uses an external clock (CLOCK, pin 22) which controls the conversion rate of the CDAC. With an 8 MHz external clock, the $\mathrm{A} / \mathrm{D}$ sampling rate is 500 kHz which corresponds to a $2 \mu$ s maximum throughput time.


FIGURE 5. Histogram of 8,000 Conversions of a DC Input.


Voltage Waveforms for DATA Rise and Fall Times $t_{R}$, and $t_{F}$.
FIGURE 6. Test Circuits for Timing Specifications.


FIGURE 7. Level Shift Circuit for Bipolar Input Ranges.

## THEORY OF OPERATION

The ADS7864 contains two 12-bit A/D converters that operate simultaneously. The three hold signals ( $\overline{\mathrm{HOLDA}}, \overline{\mathrm{HOLDB}}$, $\overline{\text { HOLDC }}$ ) select the input MUX and initiate the conversion. A simultaneous hold on all six channels can occur with all three hold signals strobed together. The converted values are saved in 6 registers. For each read operation the ADS7864 outputs 16 bits of information (12 Data, 3 Channel Address and Data Valid). The Address/Mode signals (A0, A1, A2) select how the data is read from the ADS7864. These Address/Mode signals can define a selection of a single channel, a cycle mode that cycles through all channels or a FIFO mode that sequences the data determined by the order of the Hold signals. The FIFO mode will allow the 6 registers to be used by a single channel pair and therefore three locations for CH X0 and three locations for CH X1 can be acquired before they are read from the part.

## EXPLANATION OF CLOCK, $\overline{R E S E T}$ AND BUSY PINS

CLOCK-An external clock has to be provided for the ADS7864. The maximum clock frequency is 8 MHz . The minimum clock cycle is 125 ns (Figure $8, \mathrm{t}_{5}$ ), and the clock has to remain HIGH (Figure 8, $\mathrm{t}_{6}$ ) or LOW (Figure 8, $\mathrm{t}_{7}$ ) for at least 40 ns .

RESET—Bringing reset LOW will reset the ADS7864. It will clear all the output registers, stop any actual conversions and will close the sampling switches. Reset has to stay LOW for at least 20ns (Figure 8, $\mathrm{t}_{8}$ ). The reset should be back HIGH for at least 20ns (Figure 8, $\mathrm{t}_{9}$ ), before starting the next conversion (negative hold edge).
$\overline{\text { BUSY -Busy goes LOW when the internal A/D converters }}$ start a new conversion. It stays LOW as long as the conversion is in progress (Figure 9, 13 clock-cycles, $\mathrm{t}_{10}$ ) and rises again, after the data is latched to the output register. With busy going high, the new data can be read. It takes at least 16 clock cycles (Figure 9, $\mathrm{t}_{11}$ ) to complete conversion.

## START OF A CONVERSION

By bringing one or all of the HOLDX signals low, the input data of the corresponding channel X is immediately placed in the hold mode ( 5 ns ). The conversion of this channel X follows as soon as the AD-converter is available for the particular channel. If other channels are already in the hold mode but not converted, then the conversion of channel X is put in the queue until the previous conversion has been completed. If more than one channel goes into hold mode within one clock cycle, then channel A will be converted first if HOLDA is one of the triggered hold signals. Next channel B will be converted and at last channel C . If it is important to detect a hold command during a certain clock-cycle, then the falling edge of the hold signal has to occur at least 10 ns before the falling edge of clock. (Figure $8, t_{1}$ ). The hold signal can remain low without initiating a new conversion. The hold signal has to be high for at least 15 ns (Figure 8, $\mathrm{t}_{2}$ ) before it is brought low again and hold has to stay low for at least 20 ns (Figure $8, \mathrm{t}_{3}$ ).


FIGURE 8. Start of the Conversion.

In the example of Figure 8, the signal $\overline{\text { HOLDB }}$ goes low first and channel B0 and B1 will be converted first. The falling edges of $\overline{\mathrm{HOLDA}}$ and $\overline{\mathrm{HOLDC}}$ occur within the same clock cycle. Therefore, the channels A0 and A1 will be converted as soon as the channels B0 and B1 are finished (plus acquisition time). When the A-channels are finished, the C -channels will be converted. The second $\overline{\mathrm{HOLDA}}$ signal is ignored, as the A -channels are not converted at this point in time.
Once a particular hold signal goes low, further impulses of this hold signal are ignored until the conversion is finished or the part is reset. When the conversion is finished ( $\overline{\mathrm{BUSY}}$ signal goes high) the sampling switches will close and sample the selected channel. The start of the next conversion must be delayed to allow the input capacitor of the ADS7864 to be fully charged. This delay time depends on the driving amplifier, but should be at least 175 ns (Figure 9, $\mathrm{t}_{4}$ ).
The ADS7864 can also convert one channel continuously, as it is shown in Figure 9 with channel B. Therefore, $\overline{\text { HOLDA }}$ and $\overline{\mathrm{HOLDC}}$ are kept high all the time. To gain acquisition

## TIMING SPECIFICATIONS

| SYMBOL | DESCRIPTION | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{1}$ | $\overline{\mathrm{HOLD}}(\mathrm{A}, \mathrm{B}, \mathrm{C})$ before falling edge of clock | 10 |  |  | ns |
| $\mathrm{t}_{2}$ | $\overline{\text { HOLD }}$ HIGH time to be recognized again | 15 |  |  | ns |
| $\mathrm{t}_{3}$ | HOLD LOW time | 20 |  |  | ns |
| $\mathrm{t}_{4}$ | Input capacitor charge time | 175 |  |  | ns |
| $t_{5}$ | Clock period | 125 |  |  | ns |
| $\mathrm{t}_{6}$ | Clock HIGH time | 40 |  |  | ns |
| $\mathrm{t}_{7}$ | Clock LOW time | 40 |  |  | ns |
| $\mathrm{t}_{8}$ | Reset pulse width | 20 |  |  | ns |
| $\mathrm{t}_{9}$ | First hold after reset | 20 |  |  | ns |
| $\mathrm{t}_{10}$ | Conversion time |  | $12.5 \cdot t_{5}$ |  | ns |
| $\mathrm{t}_{11}$ | Successive conversion time (16 • $\mathrm{t}_{5}$ ) | 2 |  |  | $\mu \mathrm{s}$ |
| $t_{12}$ | Address setup before $\overline{\mathrm{RD}}$ | 10 |  |  | ns |
| $\mathrm{t}_{13}$ | $\overline{\mathrm{CS}}$ before end of $\overline{\mathrm{RD}}$ | 30 |  |  | ns |
| $\mathrm{t}_{14}$ | $\overline{\mathrm{RD}}$ HIGH time | 30 |  |  | ns |



FIGURE 9. Timing of One Conversion Cycle.
time, the falling edge of $\overline{\mathrm{HOLDB}}$ takes place just before the falling edge of clock. One conversion requires 16 clock cycles. Here, data is read after the next conversion is initiated by $\overline{\mathrm{HOLDB}}$. To read data from channel $\mathrm{B}, \mathrm{A} 1$ is set high and A 2 is low. As A 0 is low during the first reading (A2 $\mathrm{A} 1 \mathrm{~A} 0=010$ ) data B 0 is put to the output. Before the second $\overline{\mathrm{RD}}, \mathrm{A} 0$ switches high (A2 A1 $\mathrm{A} 0=011$ ) so data from channel B1 is read.
READING DATA ( $\overline{\mathbf{R D}}, \overline{\mathbf{C S}}$ )—In general, the channel/data outputs are in tristate. Both, $\overline{\mathrm{CS}}$ and $\overline{\mathrm{RD}}$ have to be LOW to enable these outputs. $\overline{\mathrm{RD}}$ and $\overline{\mathrm{CS}}$ have to stay LOW together for at least 30ns (Figure 10, $\mathrm{t}_{13}$ ) before the output data is valid. $\overline{\mathrm{RD}}$ has to remain high for at least 30 ns (Figure 10, $\mathrm{t}_{14}$ ) before bringing it back LOW for a subsequent read command.
12.5 clock-cycles after the start of a conversion ( $\overline{\text { BUSY }}$ going LOW), the new data is latched into its output register. If a read process is initiated around 12.5 clock cycles after $\overline{\mathrm{BUSY}}$ went LOW, $\overline{\mathrm{RD}}$ and $\overline{\mathrm{CS}}$ should stay LOW for at least 50ns to get the new data stored to its register and switched to the output.
$\overline{\mathrm{CS}}$ being LOW tells the ADS7864 that the bus on the board is assigned to the ADS7864. If an A/D converter shares a bus with digital gates, there is a possibility, that digital (high frequency) noise gets coupled into the $A / D$ converter. If the bus is just used by the ADS7864, $\overline{\mathrm{CS}}$ can be hardwired to ground. Reading data at the falling edge of one of the hold signals might cause distortion of hold value.

## OUTPUT CODE (DB15...DB0)

The ADS7864 has a 16 bit output word. DB15 is 1 if the output contains valid data. This is important for the FIFO mode. Valid Data can be read until DB15 switches to 0 . DB14, DB13 and DB12 store channel information as indicated in Table I (Channel Truth Table). The 12 bit output data is stored from DB11 (MSB) to DB0 (LSB).

| DATA CHANNEL | DB14 | DB13 | DB12 |
| :---: | :---: | :---: | :---: |
| A0 | 0 | 0 | 0 |
| A1 | 0 | 0 | 1 |
| B0 | 0 | 1 | 0 |
| B1 | 0 | 1 | 1 |
| C0 | 1 | 0 | 0 |
| C1 | 1 | 0 | 1 |

TABLE I. Channel Truth Table.

BYTE—If there is only an 8-bit bus available on a board then Byte can be set HIGH (see Figures 11 and 12). In this case, the lower eight bits can be read at the output pins DB7 to DB 0 at the first $\overline{\mathrm{RD}}$ signal and the higher bits after the second $\overline{\mathrm{RD}}$ signal.

## GETTING DATA

The ADS7864 has three different output modes that are selected with A2, A1 and A0.

With $(A 2 A 1 A 0)=000$ to 101 a particular channel can directly be addressed (see Table II and Figure 9). The channel address should be set at least 10ns (Figure 10, $\mathrm{t}_{12}$ ) before the falling edge of $\overline{\mathrm{RD}}$ and should not change as long as $\overline{\mathrm{RD}}$ is low.

| CHANNEL SELECTED/ <br> MODE | A2 | A1 | A0 |
| :---: | :---: | :---: | :---: |
| A0 | 0 | 0 | 0 |
| A1 | 0 | 0 | 1 |
| B0 | 0 | 1 | 0 |
| B1 | 0 | 1 | 1 |
| C0 | 1 | 0 | 0 |
| C1 | 1 | 0 | 1 |
| Cycle Mode | 1 | 1 | 0 |
| FIFO Mode | 1 | 1 | 1 |

TABLE II. Address/Mode Truth Table.


FIGURE 10. Timing for Reading Data.

With $(\mathrm{A} 2 \mathrm{~A} 1 \mathrm{~A} 0)=110$ the interface is running in a cycle mode (see Figures 11 and 12). Here, data from channel A0 is read on the first $\overline{\mathrm{RD}}$ signal, then A 1 on the second, followed by B0, B1, C0 and finally C 1 before reading A 0 again. Data from channel A0 is brought to the output first after a reset-signal or after powering the part up.

The third mode is a FIFO mode that is addressed with (A2 $\mathrm{A} 1 \mathrm{~A} 0=111$ ). Data of the channel that is converted first will be read first. So, if a particular channel is most interesting
and is converted more frequently (e.g., to get a history of a particular channel) then there are 3 output registers per channel available to store data.

If a read process is just going on ( $\overline{\mathrm{RD}}$ signal low) and new data has to be stored, then the ADS7864 will wait until the read process is finished ( $\overline{\mathrm{RD}}$ signal going high) before the new data gets latched into its output register.


FIGURE 11. Reading Data in Cycling Mode.


FIGURE 12. Reading Data in Cycling Mode.

At time $\mathrm{t}_{\mathrm{A}}$ (Figure 13) the ADS 7864 resets. With the reset signal all conversions and scheduled conversions are cancelled. The data in the output registers are also cleared. With a reset a running conversion gets interrupted and all channels go into the sample mode again.
At time $t_{B}$ a $\overline{H O L D B}$ signal occurs. With the next falling clock edge $\left(\mathrm{t}_{\mathrm{C}}\right)$ the ADS7864 puts channel B into the loop to be converted next. As the reset signal occurred at $t_{A}$, the conversion of channel B will be started with the next rising edge of the clock after $\mathrm{t}_{\mathrm{C}}$.
Within the next clock cycle ( $\mathrm{t}_{\mathrm{C}}$ to $\mathrm{t}_{\mathrm{F}}$ ), $\overline{\operatorname{HOLDC}}\left(\mathrm{t}_{\mathrm{D}}\right)$ and $\overline{\text { HOLDA }}\left(\mathrm{t}_{\mathrm{E}}\right)$ occur. If more than one hold signals get active within one clock cycle, channel A will be converted first. So as soon as the conversion of channel B is done, the conversion of channel A will be initiated. After this second conversion, channel C will be converted.

The 16 bit output word has following structure:

| Valid <br> Data | 3-Bit Channel <br> Information | 12-Bit Data Word |
| :---: | :---: | :---: |

Bit 15 shows if the FIFO is empty (low) or if it contains channel information (high). Bit 12 to 14 contain the Channel for the 12 bit data word (Bit 0 to 11). If the data is from channel A0, then bits 14 to 12 are 000 . The Channel bit pattern is outlined in Table I (Channel Truth Table).
New data is always written into the next available register. At $t_{0}$ (see Figure 14), the reset deletes all the existing data. At $t_{1}$ the new data of the channels A0 and A1 are put into registers 0 and 1 . $\mathrm{On}_{2}$ the read process of channel A0 data is finished. Therefore this data is dumped and A 1 data is shifted to register 0 . At $t_{3}$ new data is available, this time from channel B 0 and B1. This data is written into the next available registers (register 1 and 2). The new data of channel C 0 and C 1 at $\mathrm{t}_{4}$ is put on top (registers 3 and 4).


FIGURE 13. Example of Hold Signals.


FIGURE 14. Functionality Diagram of FIFO Registers.

## LAYOUT

For optimum performance, care should be taken with the physical layout of the ADS7864 circuitry. This is particularly true if the CLOCK input is approaching the maximum throughput rate.
The basic SAR architecture is sensitive to glitches or sudden changes on the power supply, reference, ground connections and digital inputs that occur just prior to latching the output of the analog comparator. Thus, driving any single conversion for an n -bit SAR converter, there are n "windows" in which large external transient voltages can affect the conversion result. Such glitches might originate from switching power supplies, nearby digital logic or high power devices. The degree of error in the digital output depends on the reference voltage, layout, and the exact timing of the external event. Their error can change if the external event changes in time with respect to the CLOCK input.
With this in mind, power to the ADS7864 should be clean and well bypassed. A $0.1 \mu \mathrm{~F}$ ceramic bypass capacitor should be placed as close to the device as possible. In addition, a $1 \mu \mathrm{~F}$ to $10 \mu \mathrm{~F}$ capacitor is recommended. If needed, an even larger capacitor and a $5 \Omega$ or $10 \Omega$ series resistor may be used
to low-pass filter a noisy supply. On average, the ADS7864 draws very little current from an external reference as the reference voltage is internally buffered. If the reference voltage is external and originates from an op amp, make sure that it can drive the bypass capacitor or capacitors without oscillation. A bypass capacitor must not be used when using the internal reference (tie pin 33 directly to pin 34).

The AGND and DGND pins should be connected to a clean ground point. In all cases, this should be the 'analog' ground. Avoid connections which are too close to the grounding point of a microcontroller or digital signal processor. If required, run a ground trace directly from the converter to the power supply entry point. The ideal layout will include an analog ground plane dedicated to the converter and associated analog circuitry.

## APPLICATIONS

An applications section will be added featuring the ADS7864 interfacing to popular DSP processors. The updated data sheet will be available in the near future on the Burr-Brown web site (www.burr-brown.com).

## IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Customers are responsible for their applications using TI components.
In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. Tl's publication of information regarding any third party's products or services does not constitute Tl's approval, warranty or endorsement thereof.

