

Data sheet acquired from Harris Semiconductor SCHS264

January 1997

NOT RECOMMENDED FOR NEW DESIGNS Use CMOS Technology Features

Buffered Inputs

- Typical Propagation Delay: 7.5ns at $V_{CC} = 5V$, $T_A = 25^{\circ}C, C_L = 50pF$
- CD74FCT821A
 - Noninverting
- CD74FCT822A
 - Inverting
- SCR Latchup Resistant BiCMOS Process and Circuit Design
- Speed of Bipolar FAST™/AS/S
- 48mA Output Sink Current
- Output Voltage Swing Limited to 3.7V at V_{CC} = 5V
- · Controlled Output Edge Rates
- Input/Output Isolation to V_{CC}
- BiCMOS Technology with Low Quiescent Power

CD74FCT821A, CD74FCT822A

BiCMOS FCT Interface Logic, 10- Bit D-Type Flip-Flops, Three-State

Description

The CD74FCT821A and CD74FCT822A ten bit, D-Type, three-state, positive edge triggered flip-flops use a small geometry BiCMOS technology. The output stage is a combination of bipolar and CMOS transistors that limits the output HIGH level to two diode drops below V_{CC}. This resultant lowering of output swing (0V to 3.7V) reduces power bus ringing (a source of EMI) and minimizes V_{CC} bounce and ground bounce and their effects during simultaneous output switching. The output configuration also enhances switching speed and is capable of sinking 48 milliamperes.

The ten flip-flops enter data into their registers on the LOW to HIGH transition of the clock(CP). The Output Enable (OE) controls the three state outputs and is independent of the register operation. When the Output Enable (OE) is HIGH, the outputs are in the high impedance state. The CD74FCT821A and CD74FCT822A share the same configurations, but the CD74FCT821A outputs are noninverted while the CD74FCT822A devices have inverted outputs.

Ordering Information


PART NUMBER	TEMP. RANGE (^O C)	PACKAGE	PKG. NO.
CD74FCT821AEN	0 to 70	24 Ld PDIP	E24.3
CD74FCT822AEN	0 to 70	24 Ld PDIP	E24.3
CD74FCT821AM	0 to 70	24 Ld SOIC	M24.3

NOTE: When ordering the suffix M packages, use the entire part number. Add the suffix 96 to obtain the variant in the tape and reel.

Pinouts

	CD74FCT821A (PDIP, SOIC) TOP VIEW				CD74FCT822A (PDIP, SOIC) TOP VIEW		
ŌE 1	\Box	24 V _{CC}	ō	E 1	\Box	24	Vcc
D0 2]	23 Q0		0 2]	23	Q0
D1 3]	22 Q1		1 3	1	22	Q1
D2 4]	21 Q2		2 4]	21	Q2
D3 5]	20 Q3		3 5	1	20	Q3
D4 6]	19 Q4		4 6	1	19	Q4
D5 7]	18 Q5		5 7]	18	Q5
D6 8]	17 Q6		6 8	1	17	Q6
D7 9]	16 Q7		7 9	1	16	Q7
D8 10]	15 Q8		8 10		15	Q8
D9 11]	14 Q9		9 11	1	14	Q9
GND 12		13 CP	GN	D 12		13	СР

Functional Diagram



TRUTH TABLE


		OUT	PUTS	
	INPUTS		CD74FCT821A	CD74FCT822A
ŌĒ	СР	DN	QN	QN
L	1	Н	Н	L
L	1	L	L	Н
L	L	Х	NC	NC
Н	Х	Х	Z	Z

NOTE:


- 1. H = HIGH level (steady state)
 - L = LOW level (steady state)
 - X = Immaterial
 - \uparrow = Transition from LOW to HIGH level
 - Z = HIGH impedance
 - NC = No change

IEC Logic Symbol

CD74FCT821A



CD74FCT822A



CD74FCT821A, CD74FCT822A

Absolute Maximum Ratings

DC Supply Voltage (V _{CC})	-0.5V to 6\
DC Diode Current, I _{IK} (For V _I < -0.5V)	20m <i>P</i>
DC Output Diode Current, I_{OK} (for $V_O < -0.5V$)	50m <i>P</i>
DC Output Sink Current per Output Pin, IO	70m <i>P</i>
DC Output Source Current per Output Pin, IO	30mA
DC V _{CC} Current (I _{CC})	260mA
DC Ground Current (I _{GND})	500mA

Thermal Information

Thermal Resistance (Typical, Note 2)	θ_{JA} (°C/W)
PDIP Package	75
SOIC Package	75
Maximum Junction Temperature	150°C
Maximum Storage Temperature Range65	5 ^o C to 150 ^o C
Maximum Lead Temperature (Soldering 10s)	300°C
(SOIC-Lead Tips Only)	

Operating Conditions

Operating Temperature Range, T _A	
Supply Voltage Range, V _{CC}	4.75V to 5.25V
DC Input Voltage, V ₁	0 to V _{CC}
DC Output Voltage, VO	\dots 0 to \leq V _{CC}
Input Rise and Fall Slew Rate, dt/dv	0 to 10ns/V

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTE

2. θ_{JA} is measured with the component mounted on an evaluation PC board in free air.

$\textbf{Electrical Specifications} \ \ \text{Commercial Temperature Range 0°C to 70°C, V}_{CC} \ \ \text{Max} = 5.25 \text{V, V}_{CC}, \ \ \text{Min} = 4.75 \text{V}_{CC} \ \ \text{Min} = 4.75 \text{Min$

					АМЕ	BIENT TEMI	PERATURE	(T _A)	
		TEST CO	NDITIONS		25	o°C	0°C TO	70°C	
PARAMETER	SYMBOL	V _I (V)	I _O (mA)	V _{CC} (V)	MIN	MAX	MIN	MAX	UNITS
High Level Input Voltage	V _{IH}			4.75 to 5.25	2	-	2	-	V
Low Level Input Voltage	V _{IL}			4.75 to 5.25	-	0.8	-	0.8	V
High Level Output Voltage	V _{OH}	V _{IH} or V _{IL}	-15	Min	2.4	-	2.4	-	V
Low Level Output Voltage	V _{OL}	V _{IH} or V _{IL}	48	Min	-	0.55	-	0.55	V
High Level Input Current	I _{IH}	V _{CC}		Max	-	0.1	-	1	μА
Low Level Input Current	I _{IL}	GND		Max	-	-0.1	-	-1	μА
Three-State Leakage Current	I _{OZH}	V _{CC}		Max	-	0.5	-	10	μА
	I _{OZL}	GND		Max	-	-0.5	-	-10	μА
Input Clamp Voltage	V _{IK}	V _{CC} or GND	-18	Min	-	-1.2	-	-1.2	V
Short Circuit Output Current (Note 3)	I _{OS}	V _O = 0 V _{CC} or GND		Max	-75	-	-75	-	mA
Quiescent Supply Current, MSI	lcc	V _{CC} or GND	0	Max	-	8	-	80	μА
Additional Quiescent Supply Current per Input Pin TTL Inputs High, 1 Unit Load	Δl _{CC}	3.4V (Note 4)		Max	-	1.6	-	1.6	mA

NOTES:

- 3. Not more than one output should be shorted at one time. Test duration should not exceed 100ms.
- 4. Inputs that are not measured are at $V_{\mbox{\footnotesize{CC}}}$ or GND.
- 5. FCT Input Loading: All inputs are 1 unit load. Unit load is ΔI_{CC} limit specified in Electrical Specifications table, e.g., 1.6mA Max. at 70°C.

CD74FCT821A, CD74FCT822A

Switching Specifications Over Operating Range FCT Series t_r , t_f = 2.5ns, C_L = 50pF, R_L (See Figures)

				25°C	0°C T	O 70°C	
PARAMETE	R	SYMBOL	V _{CC} (V)	TYP	MIN	MAX	UNITS
Propagation Delays (Note 6)							
Clock to Q	CD74FCT821A	t _{PLH} , t _{PHL}	5	7.5	1.5	10	ns
Clock to Q	CD74FCT822A	t _{PLH} , t _{PHL}	5	7.5	1.5	10	ns
Output Enable to Q	CD74FCT821A	t _{PZL} , t _{PZH}	5	9	1.5	12	ns
Output Disable to Q	CD74FCT821A	t _{PLZ} , t _{PHZ}	5	6	1.5	8	ns
Output Enable to Q	CD74FCT822A	t _{PZL} , t _{PZH}	5	9	1.5	12	ns
Output Disable to Q	CD74FCT822A	t _{PLZ} , t _{PHZ}	5	6	1.5	8	ns
Power Dissipation Capacitance (Note	7)	C _{PD}	_				pF
Minimum (Valley) V _{OH} During Switch (Output Under Test Not Switching)	V _{OHV}	5	0.5	Typical at 2	25°C	V	
Maximum (Peak) V _{OL} During Switchin (Output Under Test Not Switching)	V _{OLP}	5	1 Typical at 25 ^o C			V	
Input Capacitance	C _I	-	-	-	10	pF	
Three-State Output Capacitance		co	-	=	-	15	pF

NOTES:

6. 5V: Minimum is at 5.25V for 0°C to 70°C, Maximum is at 4.75 for 0°C to 70°C, Typical is at 5V.

7. C_{PD}, measured per flip-flop, is used to determine the dynamic power consumption. P_D (per package) = V_{CC} I_{CC} + Σ (V_{CC}² f_I C_{PD} + V_O² f_OC_L + V_{CC} Δ I_{CC} D) where: V_{CC} = supply voltage Δ I_{CC} = flow through current x unit load

C_L = output load capacitance

 \overline{D} = duty cycle of input high

f_O = output frequency

f_I = input frequency


Prerequisite for Switching

			25°C	0°C TO 70°C		
PARAMETER	SYMBOL	V _{CC} (V)	TYP	MIN	MAX	UNITS
Maximum Frequency (Note 8)	f _{MAX}	5	-	70	-	MHz
Data to Clock Setup Time	tsu	5	-	4	-	ns
Data to Clock Hold Time	t _H	5	-	2	-	ns
Clock Pulse Width	t _W	5	-	7	-	ns

NOTE:

8. 5V: Minimum is at 4.75V for 0°C to 70°C, Typical is at 5V.

Test Circuits and Waveforms



NOTE:

9. Pulse Generator for All Pulses: Rate \leq 1.0MHz; $Z_{\mbox{OUT}} \leq$ 500; $t_{\mbox{f}},\,t_{\mbox{f}} \leq$ 2.5ns.

FIGURE 1. TEST CIRCUIT




FIGURE 2. SETUP, HOLD, AND RELEASE TIMING




FIGURE 4. ENABLE AND DISABLE TIMING

SWITCH POSITION

TEST	SWITCH
t _{PLZ} , t _{PZL} , Open Drain	Closed
t _{PHZ} , t _{PZH} , t _{PLH} , t _{PHL}	Open

DEFINITIONS:

C_L = Load capacitance, includes jig and probe capacitance.

 R_T = Termination resistance, should be equal to Z_{OUT} of the Pulse Generator.

 $V_{IN} = 0V$ to 3V.

Input: $t_r = t_f = 2.5$ ns (10% to 90%), unless otherwise specified




FIGURE 3. PULSE WIDTH





FIGURE 5. PROPAGATION DELAY

Test Circuits and Waveforms (Continued)



NOTES:

- 10. V_{OLP} is measured with respect to a ground reference near the output under test. V_{OHV} is measured with respect to V_{OH}.
- 11. Input pulses have the following characteristics: $P_{RR} \le 1 MHz$, $t_f = 2.5 ns$, $t_f = 2.5 ns$, skew 1ns.
- 12. R.F. fixture with 700MHz design rules required. IC should be soldered into test board and bypassed with 0.1μF capacitor. Scope and probes require 700MHz bandwidth.

FIGURE 6. SIMULTANEOUS SWITCHING TRANSIENT WAVEFORMS

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated