
SCAS428 - OCTOBER 1993

- State-of-the-Art Advanced BiCMOS Technology (ABT) Design for 3.3-V Operation and Low-Static Power Dissipation
- Supports Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V V<sub>CC</sub>)
- Supports Unregulated Battery Operation Down to 2.7 V
- Typical V<sub>OLP</sub> (Output Ground Bounce)
  < 0.8 V at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Bus-Hold Data Inputs Eliminate the Need for External Pullup Resistors
- Reduced Output Structure on A Port Minimizes V<sub>OHV</sub>
- Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages, Ceramic Chip Carriers (FK), and Ceramic DIPs (J)


#### description

These octal bus transceivers are designed specifically for low-voltage (3.3-V)  $V_{CC}$  operation, but with the capability to provide a TTL interface to a 5-V system environment.

SN54LVTR245 . . . J PACKAGE SN74LVTR245 . . . DB, DW, OR PW PACKAGE (TOP VIEW)



SN54LVTR245 . . . FK PACKAGE (TOP VIEW)



The 'LVTR245 is designed for asynchronous communication between data buses. The device transmits data from the A bus to the B bus or from the B bus to the A bus depending upon the logic level at the direction-control (DIR) input. The output-enable  $(\overline{OE})$  input can be used to disable the device so the buses are effectively isolated.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The A port is designed to minimize the undershoot exhibited on high to low transition during simultaneous switching conditions.

The SN74LVTR245 is available in Tl's shrink small-outline package (DB), which provides the same I/O pin count and functionality of standard small-outline packages in less than half the printed-circuit-board area.

The SN54LVTR245 is characterized for operation over the full military temperature range of  $-55^{\circ}$ C to  $125^{\circ}$ C. The SN74LVTR245 is characterized for operation from  $-40^{\circ}$ C to  $85^{\circ}$ C.

#### **FUNCTION TABLE**

INP	UTS	OPERATION					
OE	DIR	OPERATION					
L	L	B data to A bus					
L	Н	A data to B bus					
Н	Χ	Isolation					


# SN54LVTR245, SN74LVTR245 3.3-V ABT OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SCAS428 - OCTOBER 1993

#### logic symbol†

#### G3 3EN1[BA] 3EN2[AB] 18 **B**1 2♡ 17 **A2 B2** 16 **A3 B3** 15 **B**4 14 **B5 A5** 13 **B6** A<sub>6</sub> 12 Α7 **B7** 11 **B8**

#### logic diagram (positive logic)



## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, V <sub>CC</sub> 0.5 V to 4	
Input voltage range, $V_I$ (see Note 1)	
Current into any output in the low state, I <sub>O</sub> : SN54LVTR245	
SN74LVTR245 128	
Current into any output in the high state, I <sub>O</sub> (see Note 2): SN54LVTR245	J mA
SN74LVTR245 64	- mA
Input clamp current, $I_{IK}$ ( $V_I < 0$ ) $-50$	) mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ )	) mA
Maximum power dissipation at T <sub>A</sub> = 55°C (in still air): DB package	55 W
DW package 0.8	35 W
PW package	.6 W
Storage temperature range -65°C to 15	

<sup>‡</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.



<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

<sup>2.</sup> This current will only flow when the output is in the high state and  $V_O > V_{CC}$ .

### recommended operating conditions

		SN54LV	ΓR245	SN74LV1	UNIT		
			MIN	MAX	MIN	MAX	UNIT
VCC	Supply voltage	2.7	3.6	2.7	3.6	V	
VIH	High-level input voltage	2	_	2		V	
V <sub>IL</sub>	Low-level input voltage		0.8		0.8	V	
VI	Input voltage					5.5	V
lau	High-level output current	B port	Q	-24		-32	mA
ЮН	riigirievei output current	A port				-12	ША
lOL	IOL Low-level output current					32	mA
l <sub>OL</sub> †	Low-level output current		Q'	48		64	mA
Δt/Δν	Input transition rise or fall rate	Outputs enabled		10		10	ns/V
TA	Operating free-air temperature		-55	125	-40	85	°C

<sup>†</sup> Current duty cycle  $\leq$  50%, f  $\geq$  1 kHz

# SN54LVTR245, SN74LVTR245 3.3-V ABT OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SCAS428 - OCTOBER 1993

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DARAMETER	TEST CONDITIONS				SN54LVTR245			SN74LVTR245			
PARAMETER					TYP†	MAX	MIN	TYP <sup>†</sup>	MAX	UNIT	
VIK	$V_{CC} = 2.7 \text{ V},$	$I_{I} = -18 \text{ mA}$				-1.2			-1.2	V	
	$V_{CC} = MIN \text{ to } MAX^{\ddagger},$	$I_{OH} = -100  \mu A$		VCC-C	).2		VCC-0	).2			
	$V_{CC} = 2.7 \text{ V}, \qquad I_{OH} = -8 \text{ mA}$		D	2.4			2.4				
	Vac - 2 V	I <sub>OH</sub> = – 24 mA	B port	2							
	VCC = 3 V	$I_{OH} = -32 \text{ mA}$	1				2				
Voн	$V_{CC} = MIN \text{ to MAX}^{\ddagger},$	I <sub>OH</sub> = -100 μA		VCC-C	V <sub>CC</sub> -0.2		V <sub>CC</sub> -0.2			V	
	$V_{CC} = 2.7 \text{ V},$	I <sub>OH</sub> = – 1 mA		2.4			2.4			]	
		IOH = -3  mA	A port	2.4			2.4				
	V <sub>CC</sub> = 3 V	$I_{OH} = -8 \text{ mA}$	]	2							
		$I_{OH} = -12 \text{ mA}$	]				2				
	V <sub>CC</sub> = 2.7 V	I <sub>OL</sub> = 100 μA				0.2			0.2		
	VCC = 2.7 V	I <sub>OL</sub> = 24 mA	4 mA			0.5			0.5		
Va.		I <sub>OL</sub> = 16 mA				0.4			0.4	V	
VOL	VCC = 3 V	I <sub>OL</sub> = 32 mA	0.55					0.5	V		
		I <sub>OL</sub> = 48 mA									
		I <sub>OL</sub> = 64 mA		PA.	,			0.55			
	$V_{CC} = 3.6 \text{ V},$	$V_I = V_{CC}$ or GND	Control pins		7	±1			±1	μΑ	
	$V_{CC} = 0$ or MAX $^{\ddagger}$ ,	V <sub>I</sub> = 5.5 V	Control pins		3	10			10		
ΙĮ		V <sub>I</sub> = 5.5 V			5	100			20		
	V <sub>CC</sub> = 3.6 V	VI = VCC	A or B ports§	Q		5			5		
		V <sub>I</sub> = 0				-5			-5		
lia i s	V <sub>CC</sub> = 3 V	V <sub>I</sub> = 0.8 V	A or B ports	75			75			μΑ	
l(hold)	∧CC = 2 ∧	V <sub>I</sub> = 2 V	A of B ports	-75			-75			μΑ	
lozh	$V_{CC} = 3.6 \text{ V},$	VO = 3 V				1			1	μΑ	
lozL	V <sub>CC</sub> = 3.6 V,	V <sub>O</sub> = 0.5 V				-1			-1	μΑ	
	V <sub>CC</sub> = 3.6 V,	I <sub>O</sub> = 0,	Outputs high		0.13	0.5		0.13	0.19		
Icc			Outputs low		8.8	14		8.8	12	mA	
100	$V_I = V_{CC}$ or GND	Outputs disabled		0.13	0.5		0.13	0.19	III/X		
ΔICC¶	$V_{CC}$ = 3 V to 3.6 V, One input at $V_{CC}$ – 0.6 V, Other inputs at $V_{CC}$ or GND					0.3			0.2	mA	
Ci	V <sub>I</sub> = 3 V or 0				4			4		pF	
C <sub>io</sub>	V <sub>O</sub> = 3 V or 0				10			10		pF	

<sup>†</sup> All typical values are at  $V_{CC} = 3.3 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .



<sup>‡</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

<sup>§</sup> Unused pins at V<sub>CC</sub> or GND

This is the increase in supply current for each input that is at the specified TTL voltage level rather than VCC or GND.


# switching characteristics, $C_L = 50 pF$ (unless otherwise noted) (see Figure 1)

	FROM (INPUT)	TO (OUTPUT)	SN54LVTR245 T <sub>A</sub> = -55°C to 125°C				SN74LVTR245 T <sub>A</sub> = -40°C to 85°C						
PARAMETER			V <sub>CC</sub> = 3.3 V ± 0.3 V		V <sub>CC</sub> = 2.7 V		$V_{CC}$ = 3.3 V $\pm$ 0.3 V			V <sub>CC</sub> = 2.7 V		UNIT	
			MIN	MAX	MIN	MAX	MIN	TYP <sup>†</sup>	MAX	MIN	MAX		
<b>+</b> =	Α	В	1.1	4.3		4.8	1.1	2.5	4.2		4.7	ns	
<sup>t</sup> PLH	В	А	1.4	4.5		5.4	1.4	2.7	4.4		5.3		
4	Α	В	1.1	4.7	1/5/	5.9	1.1	2.6	4.6		5.8	ns	
<sup>t</sup> PHL	В	А	1	4.2	PE	5.3	1	2.3	4.1		5.1		
to-7	ŌĒ	В	1.3	5.9	Q	7	1.3	3.1	5.5		6.7	ns	
<sup>t</sup> PZH		А	1.6	6.1		8.4	1.6	3.6	6		8.3		
to	ZL OE	В	2	6.7		8.1	2	3.9	6.6		8	ns	
<sup>t</sup> PZL		А	1.8	6.5		7.7	1.8	3.8	6.4		7.6	1115	
tour	ŌĒ	В	2.7	6.5		7	2.7	4.2	6.1		6.7	ns	
<sup>t</sup> PHZ	OE .	А	2.5	6.2		6.8	2.5	4	5.8		6.4	110	
to. 7	ŌĒ	В	2.4	5.6		5.6	2.4	3.7	5.2		5.4	ns	
<sup>t</sup> PLZ		OE	OL	А	2.4	5.5		5.6	2.4	3.7	5.2		5.3

<sup>†</sup> All typical values are at  $V_{CC} = 3.3 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

SCAS428 - OCTOBER 1993

#### PARAMETER MEASUREMENT INFORMATION



NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50 \Omega$ ,  $t_f \leq 2.5 \text{ ns.}$  tf  $\leq$  2.5 ns.
- C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms

#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated