SCBS017D - SEPTEMBER 1988 - REVISED MARCH 2003

- Operating Voltage Range of 4.5 V to 5.5 V
- State-of-the-Art BiCMOS Design Significantly Reduces I<sub>CCZ</sub>
- Output Ports Have Equivalent 33- $\Omega$  Series Resistors, So No External Resistors Are Required
- 3-State Outputs Drive Bus Lines or Buffer **Memory Address Registers**


### description/ordering information

The 'BCT2244 devices are designed specifically to improve both the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters. Together with the 'BCT2240 devices and SN74BCT2241, these devices provide the choice of selected combinations of inverting and noninverting outputs, symmetrical active-low output-enable (OE) inputs, and complementary OE and OE inputs. These devices feature high fan-out and improved fan-in.


To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$ through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The outputs, which are designed to source or sink up to 12 mA, include 33-Ω series resistors to reduce overshoot and undershoot.

#### SN54BCT2244 . . . J OR W PACKAGE SN74BCT2244 . . . DW. N. OR NS PACKAGE (TOP VIEW)



### SN54BCT2244 . . . FK PACKAGE (TOP VIEW)



### ORDERING INFORMATION

TA	PACKA	GE <sup>†</sup>	ORDERABLE PART NUMBER	TOP-SIDE MARKING	
	PDIP – N	Tube	SN74BCT2244N	SN74BCT2244N	
0°C to 70°C	SOIC - DW	Tube	SN74BCT2244DW	BCT2244	
	30IC = DW	Tape and reel	SN74BCT2244DWR	DC12244	
	SOP - NS	Tape and reel	SN74BCT2244NSR	BCT2244	
	CDIP – J	Tube	SNJ54BCT2244J	SNJ54BCT2244J	
–55°C to 125°C	CFP – W	Tube	SNJ54BCT2244W	SNJ54BCT2244W	
	LCCC – FK	Tube	SNJ54BCT2244FK	SNJ54BCT2244FK	

<sup>†</sup> Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



### **FUNCTION TABLE** (each buffer)


INPU	JTS	OUTPUT
ŌĒ	Α	Y
L	Н	Н
L	L	L
Н	Χ	Z

### logic diagram (positive logic)





### schematic of Y outputs



### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub>		0.5 V to 7 V
Input voltage range, V <sub>I</sub> (see Note 1)		0.5 V to 7 V
Voltage range applied to any output in the disable	ed or power-off state, VO	–0.5 V to 5.5 V
Voltage range applied to any output in the high s	tate, V <sub>O</sub>	–0.5 V to V <sub>CC</sub>
Input clamp current, I <sub>IK</sub>		–30 mÅ
Current into any output in the low state, IO		24 mA
Package thermal impedance, $\theta_{JA}$ (see Note 2):	DW package	58°C/W
	N package	69°C/W
	NS package	60°C/W
Storage temperature range, T <sub>stq</sub>		

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

### recommended operating conditions(see Note 3)

		SN54BCT2244			SN74BCT2244			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	UNII
VCC	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
$V_{IH}$	High-level input voltage	2			2			V
V <sub>IL</sub>	Low-level input voltage			0.8			8.0	V
lικ	Input clamp current			-18			-18	mA
ІОН	High-level output current			-12			-12	mA
loL	Low-level output current			12			12	mA
TA	Operating free-air temperature	<b>-</b> 55		125	0		70	°C

NOTE 3: All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



<sup>2.</sup> The package thermal impedance is calculated in accordance with JESD 51-7.

### SN54BCT2244, SN74BCT2244 OCTAL BUFFERS AND LINE/MOS DRIVERS WITH 3-STATE OUTPUTS

SCBS017D - SEPTEMBER 1988 - REVISED MARCH 2003

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETED	750	TEST CONDITIONS			244	SN74BCT2244			UNIT
PARAMETER	PARAMETER TEST CONDITIONS		MIN	TYP <sup>†</sup>	MAX	MIN	TYP <sup>†</sup>	MAX	UNII
VIK	$V_{CC} = 4.5 \text{ V},$	I <sub>I</sub> = -18 mA			-1.2			-1.2	V
V	V <sub>CC</sub> = 4.5 V	$I_{OH} = -1 \text{ mA}$	2.4			2.4			V
VOH	VCC = 4.5 V	$I_{OH} = -12 \text{ mA}$	2			2			V
\/o:	V <sub>CC</sub> = 4.5 V	I <sub>OL</sub> = 1 mA		0.15	0.5		0.15	0.5	V
VOL	VCC = 4.5 V	$I_{OL} = 12 \text{ mA}$		0.35	0.8		0.35	0.8	V
lį	$V_{CC} = 5.5 \text{ V},$	V <sub>I</sub> = 7 V			0.1			0.1	mA
lін	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 2.7 V			20			20	μΑ
IIL	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 0.5 V			-1			-1	mA
<sup>I</sup> OZH	$V_{CC} = 5.5 \text{ V},$	$V_0 = 2.7 \text{ V}$			50			50	μΑ
lozL	$V_{CC} = 5.5 \text{ V},$	V <sub>O</sub> = 0.5 V			-50			-50	μΑ
los <sup>‡</sup>	V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 0	-100		-225	-100		-225	mA
Iссн	$V_{CC} = 5.5 \text{ V},$	Outputs open		23	37		23	37	mA
ICCL	$V_{CC} = 5.5 V$ ,	Outputs open		53	77		53	77	mA
ICCZ	$V_{CC} = 5.5 \text{ V},$	Outputs open		6.5	10		6.5	10	mA
Ci	V <sub>CC</sub> = 5 V,	V <sub>I</sub> = 2.5 V or 0.5 V		6			6		pF
Co	$V_{CC} = 5 V$ ,	$V_0 = 2.5 \text{ V or } 0.5 \text{ V}$		11			11		pF

<sup>&</sup>lt;sup>†</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .


# switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L$ = 50 pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	۷ <sub>0</sub> ۲٫	$V_{CC} = 5 \text{ V},$ $T_A = 25^{\circ}\text{C}$ SN54BCT2244 SN74BCT224		CT2244 SN74BCT2244			UNIT	
	(INFOT)	(001701)	MIN	TYP	MAX	MIN	MAX	MIN MAX		
<sup>t</sup> PLH	Α	Y	0.5	3	4.4	0.5	5.2	0.5	4.9	no
<sup>t</sup> PHL	A		1.6	4.6	6.3	1.6	7.1	1.6	6.7	ns
<sup>t</sup> PZH	ŌĒ		2.4	6.1	7.7	2.4	9.1	2.4	8.7	20
<sup>t</sup> PZL		Ť	3.9	7.6	9.4	3.9	10.8	3.9	10.4	ns
<sup>t</sup> PHZ	ŌĒ	V	1.7	5.2	6.9	1.7	8.1	1.7	7.8	no
t <sub>PLZ</sub>		ī	2.8	6.5	8.3	2.8	10.9	2.8	9.8	ns

### PARAMETER MEASUREMENT INFORMATION



<sup>‡</sup> Not more than one output should be tested at a time, and the duration of the test should not exceed one second.



NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $t_{\Gamma}$  =  $t_{\Gamma}$   $\leq$  2.5 ns, duty cycle = 50%.
- C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- D. The outputs are measured one at a time with one transition per measurement.
- E. When measuring propagation delay times of 3-state outputs, switch S1 is open.
- F. All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms









### **PACKAGING INFORMATION**

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp (3)
5962-9074101M2A	ACTIVE	LCCC	FK	20	1	TBD	Call TI	Level-NC-NC-NC
5962-9074101MRA	ACTIVE	CDIP	J	20	1	TBD	Call TI	Level-NC-NC-NC
5962-9074101MSA	ACTIVE	CFP	W	20	1	TBD	Call TI	Level-NC-NC-NC
SN74BCT2244DW	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74BCT2244DWE4	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74BCT2244DWR	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74BCT2244DWRE4	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74BCT2244N	ACTIVE	PDIP	N	20	20	Pb-Free (RoHS)	CU NIPDAU	Level-NC-NC-NC
SN74BCT2244NSR	ACTIVE	SO	NS	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74BCT2244NSRE4	ACTIVE	SO	NS	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SNJ54BCT2244FK	ACTIVE	LCCC	FK	20	1	TBD	Call TI	Level-NC-NC-NC
SNJ54BCT2244J	ACTIVE	CDIP	J	20	1	TBD	Call TI	Level-NC-NC-NC
SNJ54BCT2244W	ACTIVE	CFP	W	20	1	TBD	Call TI	Level-NC-NC-NC

<sup>&</sup>lt;sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS) or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

### 14 LEADS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

## W (R-GDFP-F20)

## CERAMIC DUAL FLATPACK



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only.
- E. Falls within Mil-Std 1835 GDFP2-F20



### FK (S-CQCC-N\*\*)

### **28 TERMINAL SHOWN**

### **LEADLESS CERAMIC CHIP CARRIER**



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a metal lid.
- D. The terminals are gold plated.
- E. Falls within JEDEC MS-004



## N (R-PDIP-T\*\*)

### PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



## DW (R-PDSO-G20)

## PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-013 variation AC.



### **MECHANICAL DATA**

## NS (R-PDSO-G\*\*)

## 14-PINS SHOWN

### PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2005, Texas Instruments Incorporated