

ΕC/μPD753104, 753106, 753108

4-BIT SINGLE-CHIP MICROCONTROLLER

The μ PD753108 is one of the 75XL Series 4-bit single-chip microcontroller chips and has a data processing capability comparable to that of an 8-bit microcontroller.

The existing 75X Series containing an LCD controller/driver supplies an 80-pin package.

The μ PD753108 supplies a 64-pin package (12 x 12 mm), which is suitable for small-scale systems.

It features expanded CPU functions and can provide high-speed operation at a low supply voltage of 1.8 V compared with the existing μ PD75308B.

For detailed function descriptions, refer to the following user's manual. Be sure to read the document before designing.

μPD753108 User's Manual: U10890E

Features

- O Low voltage operation: VDD = 1.8 to 5.5 V
 - Can be driven by two 1.5-V batteries
- On-chip memory
 - Program memory (ROM):

4096 x 8 bits (μPD753104)

6144 x 8 bits (µPD753106)

8192 x 8 bits (μPD753108)

• Data memory (RAM):

512 x 4 bits

- Capable of high-speed operation and variable instruction execution time for power saving
 - 0.95, 1.91, 3.81, 15.3 μ s (@ 4.19 MHz with main system clock)
 - 0.67, 1.33, 2.67, 10.7 μs (@ 6.0 MHz with main system clock)
 - 122 μs (@ 32.768 kHz with subsystem clock)
- O Internal programmable LCD controller/driver
- O Small package:

64-pin plastic QFP (12 x 12 mm, 0.65-mm pitch)

One-time PROM version: μPD75P3116

Application

Remote controllers, cameras, hemadynamometers, electronic scale, gas meters, etc.

Unless otherwise indicated, references in this data sheet to the μ PD753108 mean the μ PD753104 and μ PD753106.

The information in this document is subject to change without notice.

Ordering Information

Part number	Package	ROM (x 8 bits)
μPD753104GC-xxx-AB8	64-pin plastic QFP (14 x 14 mm, 0.8-mm pitch)	4096
μ PD753104GK-xxx-8A8	64-pin plastic QFP (12 x 12 mm, 0.65-mm pitch)	4096
μ PD753106GC-xxx-AB8	64-pin plastic QFP (14 x 14 mm, 0.8-mm pitch)	6144
μ PD753106GK-xxx-8A8	64-pin plastic QFP (12 x 12 mm, 0.65-mm pitch)	6144
μ PD753108GC-xxx-AB8	64-pin plastic QFP (14 x 14 mm, 0.8-mm pitch)	8192
μPD753108GK-xxx-8A8	64-pin plastic QFP (12 x 12 mm, 0.65-mm pitch)	8192

Remark xxx indicates the ROM code suffix.



Functional Outline

	Parameter			Function		
Instructio	n execution time		• 0	.95, 1.91, 3.81, 15.3 μs (@ 4.19 MHz with main system clock) .67, 1.33, 2.67, 10.7 μs (@ 6.0 MHz with main system clock) 22 μs (@ 32.768 kHz with subsystem clock)		
On-chip r	memory	ROM	409	6 x 8 bits (μPD753104)		
			614	4 x 8 bits (μPD753106)		
			819	2 x 8 bits (μPD753108)		
		RAM	512	x 4 bits		
General-	ourpose register			-bit operation: 8 x 4 banks -bit operation: 4 x 4 banks		
Input/	CMOS input		8	On-chip pull-up resistors which can be specified by software: 7		
output port	CMOS input/or	utput	20	On-chip pull-up resistors which can be specified by software: 12		
				Also used for segment pins: 8		
	N-ch open-dra		4	On-chip pull-up resistors which can be specified by mask option, 13-V withstand voltage		
	Total		32			
LCD controller/driver				 Segment selection: 16/20/24 segments (can be changed to CMOS input/output port in 4 time-unit; max. 8) Display mode selection: Static, 1/2 duty (1/2 bias), 1/3 duty (1/2 bias), 1/3 duty (1/3 bias) 		
			On-chip split resistor for LCD drive can be specified by mask option			
Timer			 5 channels 8-bit timer/event counter: 3 channels (16-bit timer/event counter, carrier generator, timer with gate) Basic interval timer/watchdog timer: 1 channel Watch timer: 1 channel 			
Serial into	erface		3-wire serial I/O mode MSB or LSB can be selected for transferring first bit 2-wire serial I/O mode SBI mode			
Bit seque	ential buffer (BSB	3)	16 bits			
Clock out	tput (PCL)		 Φ, 524, 262, 65.5 kHz (@ 4.19 MHz with main system clock) Φ, 750, 375, 93.8 kHz (@ 6.0 MHz with main system clock) 			
Buzzer output (BUZ)			2, 4, 32 kHz			
Vectored interrupt		External: 3, Internal: 5				
Test input			External: 1, Internal: 1			
	lock oscillator		Ceramic or crystal oscillator for main system clock oscillation Crystal oscillator for subsystem clock oscillation			
Standby	function		STO	DP/HALT mode		
Supply vo	oltage		V _{DD}	= 1.8 to 5.5 V		
Package				 64-pin plastic QFP (14 x 14 mm, 0.8-mm pitch) 64-pin plastic QFP (12 x 12 mm, 0.65-mm pitch) 		

CONTENTS


1.	PIN CONFIGURATION (Top View)	6
2.	BLOCK DIAGRAM	8
3.	PIN FUNCTIONS	9 11 13 15
4.	4.1 Difference between Mk I Mode and Mk II Mode	16
5.	MEMORY CONFIGURATION	18
6.	PERIPHERAL HARDWARE FUNCTION 6.1 Digital I/O Port 6.2 Clock Generator 6.3 Subsystem Clock Oscillator Control Functions 6.4 Clock Output Circuit 6.5 Basic Interval Timer/Watchdog Timer 6.6 Watch Timer 6.7 Timer/Event Counter 6.8 Serial Interface 6.9 LCD Controller/Driver 6.10 Bit Sequential Buffer	23 25 26 27 28 29
7.	INTERRUPT FUNCTION AND TEST FUNCTION	38
8.	STANDBY FUNCTION	40
9.	RESET FUNCTION	41
10.	MASK OPTION	44
11.	INSTRUCTION SET	45
12.	ELECTRICAL SPECIFICATIONS	59
13.	CHARACTERISTIC CURVES (FOR REFERENCE ONLY)	75
14.	PACKAGE DRAWINGS	78
15.	RECOMMENDED SOLDERING CONDITIONS	80



APPENDIX A.	μPD75308B, 753108 AND 75P3116 FUNCTIONAL LIST	31
APPENDIX B.	DEVELOPMENT TOOLS	33
APPENDIX C.	RELATED DOCUMENTS	37

1. PIN CONFIGURATION (Top View)

- 64-pin plastic QFP (14 x 14 mm, 0.8-mm pitch) μ PD753104GC-xxx-AB8, μ PD753106GC-xxx-AB8, μ PD753108GC-xxx-AB8
- 64-pin plastic QFP (12 x 12 mm, 0.65-mm pitch) μ PD753104GK-xxx-8A8, μ PD753106GK-xxx-8A8, μ PD753108GK-xxx-8A8



Note Connect the IC (Internally Connected) pin directly to VDD.



Pin Identification

P00 to P03 : Port 0 V_{LC2} : LCD Power Supply 0 to 2 P10 to P13 : Port 1 BIAS : LCD Power Supply Bias Control P20 to P23 : Port 2 LCDCL : LCD Clock

P30 to P33 : Port 3 SYNC : LCD Synchronization P50 to P53 : Port 5 TI0 to TI2 : Timer Input 0 to 2

P60 to P63 : Port 6 PTO0 to PTO2 : Programmable Timer Output 0 to 2

P80 to P83 : Port 8 BUZ : Buzzer Clock

P90 to P93 : Port 9 PCL : Programmable Clock

KR0 to KR3 : Key Return 0 to 3 INT0, INT1, INT4 : External Vectored Interrupt 0, 1, 4

SCK : Serial Clock INT2 : External Test Input 2

SI : Serial Input X1, X2 : Main System Clock Oscillation 1, 2 SO : Serial Output XT1, XT2 : Subsystem Clock Oscillation 1, 2


SB0, SB1 : Serial Data Bus 0, 1 VDD : Positive Power Supply

RESET : Reset Vss : Ground

S0 to S23 : Segment Output 0 to 23 IC : Internally Connected

COM0 to COM3: Common Output 0 to 3

2. BLOCK DIAGRAM



Note The ROM capacity depends on the product.



3. PIN FUNCTIONS

3.1 Port Pins (1/2)

Pin Name	Input/Output	Alternate Function	Function	8-bit I/O	After Reset	I/O Circuit TYPE Note 1
P00	Input	INT4	4-bit input port (PORT0).		No Input	(B)
P01	Input/Output	SCK	For P01 to P03, connection of on-chip pull- up resistors can be specified by software in			(F)-A
P02	Input/Output	SO/SB0	3-bit units.			(F)-B
P03	Input/Output	SI/SB1				(M)-C
P10	Input	INT0	4-bit input port (PORT1).	No	Input	(B)-C
P11		INT1	Connection of on-chip pull-up resistors can be specified by software in 4-bit units.			
P12		TI1/TI2/INT2	P10/INT0 can select noise elimination circuit.			
P13	-	TI0				
P20	Input/Output	PTO0	4-bit input/output port (PORT2). Connection of on-chip pull-up resistors can be specified by software in 4-bit units.	No	Input	E-B
P21		PTO1				
P22]	PCL/PTO2	be specified by software in 4 bit units.			
P23	1	BUZ				
P30	Input/Output	LCDCL	Programmable 4-bit input/output port	No	Input	E-B
P31]	SYNC	(PORT3). This port can be specified for input/output			
P32		_	bit-wise.			
P33		-	Connection of on-chip pull-up resistors can be specified by software in 4-bit units.			
P50-P53 Note 2	Input/Output	-	N-ch open-drain 4-bit input/output port (PORT5). A pull-up resistor can be contained bit-wise (mask option). Withstand voltage is 13 V in open-drain mode.	No	High level (when pull- up resistors are provided) or high- impedance	M-D

Notes 1. Characters in parentheses indicate the Schmitt trigger input.

2. If on-chip pull-up resistors are not specified by mask option (when used as N-ch open-drain input port), low-level input leakage current increases when input or bit manipulation instruction is executed.

3.1 Port Pins (2/2)

Pin Name	Input/Output	Alternate Function	Function	8-bit I/O	After Reset	I/O Circuit
P60	Input/Output	KR0	Programmable 4-bit input/output port	No	Input	(F)-A
P61		KR1	(PORT6). This port can be specified for input/output			
P62		KR2	bit-wise. Connection of on-chip pull-up resistors can be specified by software in 4-bit units.			
P63		KR3				
P80	Input/Output	S23	4-bit input/output port (PORT8).	Yes	Input	Н
P81		S22	Connection of on-chip pull-up resistors can be specified by software in 4-bit units Note 2.			
P82		S21				
P83		S20				
P90	Input/Output	S19	4-bit input/output port (PORT9).		Input	Н
P91		S18	Connection of on-chip pull-up resistors can be specified by software in 4-bit units Note 2.			
P92		S17				
P93		S16				

- Notes 1. Characters in parentheses indicate the Schmitt trigger input.
- ★ 2. When these pins are used as segment signal output pins, do not connect the on-chip pull-up resistor by software.



3.2 Non-port Pins (1/2)

Pin Name	Input/Output	Alternate Function	Function		After Reset	I/O Circuit TYPE Note 1
TI0	Input	P13	Inputs external event pulse	s to the timer/event	Input	(B)-C
TI1		P12/INT2/TI2	counter.			
TI2		P12/INT2/TI1				
PTO0	Output	P20	Timer/event counter outpu	t	Input	E-B
PTO1		P21				
PTO2		P22/PCL				
PCL		P22/PTO2	Clock output			
BUZ		P23	Optional frequency output system clock trimming)	(for buzzer output or		
SCK	Input/Output	P01	Serial clock input/output		Input	(F)-A
SO/SB0		P02	Serial data output Serial data bus input/output			(F)-B
SI/SB1		P03	Serial data input Serial data bus input/output			(M)-C
INT4	Input	P00	Edge detection vectored interrupt input (both rising edge and falling edge detection)		Input	(B)
INT0	Input	P10	Edge detection vectored Noise elimination circuit/ asynchronous selection		Input	(B)-C
INT1		P11	edge can be selected). INT0/P10 can select noise elimination circuit.	Asynchronous		
INT2		P12/TI1/TI2	Rising edge detection testable input	Asynchronous		
KR0-KR3	Input	P60-P63	Falling edge detection test	able input	Input	(F)-A
S0-S15	Output	_	Segment signal output		Note 2	G-A
S16-S19	Output	P93-P90	Segment signal output		Input	Н
S20-S23	Output	P83-P80	Segment signal output		Input	Н
СОМ0-СОМ3	Output	_	Common signal output		Note 2	G-B
VLC0-VLC2	_	_	LCD drive power On-chip split resistor is enabled (mask option).		_	_
BIAS	Output	_	Output for external split resistor disconnect		Note 3	-
LCDCL Note 4	Output	P30	Clock output for externally	expanded driver	Input	E-B
SYNC Note 4	Output	P31	Clock output for externally e synchronization	expanded driver	Input	E-B

- Notes 1. Characters in parentheses indicate the Schmitt trigger input.
 - 2. Each display output selects the following VLCX as input source.

S0-S15: VLC1, COM0-COM2: VLC2, COM3: VLC0

- **3.** When a split resistor is contained Low level When no split resistor is contained High-impedance
- **4.** These pins are provided for future system expansion. At present, these pins are used only as pins P30 and P31.



3.2 Non-port Pins (2/2)

	Pin Name	Input/Output	Alternate Function	Function	After Reset	I/O Circuit
	X1	Input	.		_	_
	X2	-		system clock oscillation. When the external clock is used, input the external clock to pin X1, and the inverted phase of the external clock to pin X2.		
	XT1	Input	_	Crystal connection pin for the subsystem clock oscillation. When the external clock is used, input	_	_
*	XT2	_		the external clock to pin XT1, and the inverted phase of the external clock to pin XT2. Pin XT1 can be used as a 1-bit input (test) pin.		
	RESET	Input	_	System reset input (low-level active)	_	(B)
	IC	-	-	Internally connected. Connect directly to VDD.	_	_
	V _{DD}	-	-	Positive power supply	_	_
	Vss	-	-	Ground potential	_	_


Note Characters in parentheses indicate the Schmitt trigger input.


12



3.3 Pin Input/Output Circuits

The μ PD753108 pin input/output circuits are shown schematically.







3.4 Recommended Connections for Unused Pins

Table 3-1. List of Recommended Connections for Unused Pins

Pin	Recommended Connection		
P00/INT4	Connect to Vss or VDD		
P01/SCK	Connect to Vss or Vdd via a resistor individually		
P02/SO/SB0			
P03/SI/SB1	Connect to Vss		
P10/INT0, P11/INT1	Connect to Vss or Vpd		
P12/TI1/TI2/INT2			
P13/TI0			
P20/PTO0	Input state: Connect to Vss or Vpd via a resistor		
P21/PTO1	individually		
P22/PCL/PTO2	Output state: Leave open		
P23/BUZ			
P30/LCDCL			
P31/SYNC			
P32			
P33			
P50-P53	Input state: Connect to Vss		
	Output state: Connect to Vss (do not connect a		
	pull-up resistor of mask option)		
P60/KR0-P63/KR3	Input state: Connect to Vss or Vpp via a resistor		
	individually		
	Output state: Leave open		
S0-S15	Leave open		
СОМ0-СОМ3			
S16/P93-S19/P90	Input state: Connect to Vss or Vpd via a resistor		
	individually		
S20/P83-S23/P80	Output state: Leave open		
VLC0-VLC2	Connect to Vss		
BIAS	Only if all of VLC0 to VLC2 are unused, connect to Vss. In other cases, leave open.		
XT1 Note	Connect to Vss or Vdd		
XT2 Note	Leave open		
IC	Connect directly to VDD		

Note When the subsystem clock is not used, specify SOS.0 = 1 (so as not to use the on-chip feedback resistor).

4. SWITCHING FUNCTION BETWEEN Mk I MODE AND Mk II MODE

4.1 Difference between Mk I Mode and Mk II Mode

The CPU of the μ PD753108 has the following two modes: Mk I and Mk II, either of which can be selected. The mode can be switched by bit 3 of the stack bank select register (SBS).

• Mk I mode: Upward compatible with the μ PD75308B. Can be used in the 75XL CPU with a ROM capacity of up to 16 Kbytes.

• Mk II mode: Incompatible with the μ PD75308B. Can be used in all the 75XL CPU's including those products whose ROM capacity is more than 16 Kbytes.

Table 4-1. Differences between Mk I Mode and Mk II Mode

	Mk I mode	Mk II mode
Number of stack bytes for subroutine instructions	2 bytes	3 bytes
BRA !addr1 instruction CALLA !addr1 instruction	Not available	Available
CALL !addr instruction	3 machine cycles	4 machine cycles
CALLF !faddr instruction	2 machine cycles	3 machine cycles

* Caution The Mk II mode supports a program area exceeding 16 Kbytes for the 75X and 75XL Series. Therefore, this mode is effective for enhancing software compatibility with products exceeding 16 Kbytes.

When the Mk II mode is selected, the number of stack bytes used during execution of subroutine call instructions increases by one byte per stack compared to the Mk I mode. When the CALL !addr and CALLF !faddr instructions are used, the machine cycle becomes longer by one machine cycle. Therefore, use the Mk I mode if the RAM efficiency and processing performance are more important than software compatibility.



4.2 Setting Method of Stack Bank Select Register (SBS)

Switching between the Mk I mode and Mk II mode can be done by the stack bank select register (SBS). Figure 4-1 shows the format.

The SBS is set by a 4-bit memory manipulation instruction.

When using the Mk I mode, the SBS must be initialized to 100xB Note at the beginning of a program. When using the Mk II mode, it must be initialized to 000xB Note.

Note Set the desired value in the x position.

Address 0 Symbol F84H SBS3 SBS2 SBS1 SBS0 SBS Stack area specification 0 Memory bank 0 0 Memory bank 1 Other than above setting prohibited 0 0 must be set in the bit 2 position. Mode switching specification 0 Mk II mode 1 Mk I mode

Figure 4-1. Stack Bank Select Register Format

Caution Since SBS. 3 is set to "1" after a RESET signal is generated, the CPU operates in the Mk I mode. When executing an instruction in the Mk II mode, set SBS. 3 to "0" to select the Mk II mode.

5. MEMORY CONFIGURATION

Program Memory (ROM) 4096 x 8 bits (μPD753104)
 6144 x 8 bits (μPD753106)
 8192 x 8 bits (μPD753108)

• Addresses 0000H and 0001H

Vector table wherein the program start address and the values set for the RBE and MBE at the time a $\overline{\text{RESET}}$ signal is generated are written. Reset start is possible from any address.

• Addresses 0002H to 000DH

Vector table wherein the program start address and the values set for the RBE and MBE by each vectored interrupt are written. Interrupt processing can start from any address.

Addresses 0020H to 007FH


Table area referenced by the GETI instruction Note.

Note The GETI instruction realizes a 1-byte instruction on behalf of any 2-byte instruction, 3-byte instruction, or two 1-byte instructions. It is used to decrease the number of program steps.

- Data Memory (RAM)
 - Data area ... 512 words x 4 bits (000H to 1FFH)
 - Peripheral hardware area ... 128 words x 4 bits (F80H to FFFH)

Figure 5-1. Program Memory Map (1/3)

(a) μ PD753104




Note Can be used in Mk II mode only.

Remark In addition to the above, a branch can be taken to the address indicated by changing only the low-order eight bits of PC by executing the BR PCDE or BR PCXA instruction.

Figure 5-1. Program Memory Map (2/3)

(b) μ PD753106




Note Can be used in Mk II mode only.

Remark In addition to the above, a branch can be taken to the address indicated by changing only the low-order eight bits of PC by executing the BR PCDE or BR PCXA instruction.

Figure 5-1. Program Memory Map (3/3)

(c) μ PD753108



Note Can be used in Mk II mode only.

Remark In addition to the above, a branch can be taken to the address indicated by changing only the low-order eight bits of PC by executing the BR PCDE or BR PCXA instruction.




Figure 5-2. Data Memory Map

Note Either memory bank 0 or 1 can be selected for the stack area.



6. PERIPHERAL HARDWARE FUNCTION

6.1 Digital I/O Port

There are three kinds of I/O port.

CMOS input ports (PORT 0, 1) : 8
CMOS input/output ports (PORT 2, 3, 6, 8, 9) : 20
N-ch open-drain input/output ports (PORT 5) : 4
Total 32

Table 6-1. Types and Features of Digital Ports

Port name	Function	Operation and features		Remarks		
PORT0	4-bit input	When the serial interface fur function pins function as out operation mode.	Also used for the INT4, SCK, SO/SB0, SI/SB1 pins.			
PORT1		4-bit input only port.		Also used for the INT0-INT2/ TI1/TI2, TI0 pins.		
PORT2	4-bit input/ output			Can be set to input mode or output mode in 4-bit units.		Also used for the PTO0- PTO2/PCL, BUZ pins.
PORT3		Can be set to input mode or	Also used for the LCDCL, SYNC pins.			
PORT5	4-bit input/ output (N-ch open- drain, 13 V withstand voltage)	Can be set to input mode or output mode in 4-bit units. On-chip pull-up resistor can be specified bit-wise by mask option.		_		
PORT6	4-bit input/	Can be set to input mode or output mode bit-wise.		Also used for the KR0-KR3 pins.		
PORT8	output	Can be set to input mode Ports 8 and 9 are paired and data can be input/		Also used for the S20-S23 pins.		
PORT9		in 4-bit units.	output in 8-bit units.	Also used for the S16-S19 pins.		

6.2 Clock Generator

The clock generator is a device that generates the clock which is supplied to peripheral hardware on the CPU and is configured as shown in Figure 6-1.

The clock generator operates according to how the processor clock control register (PCC) and system clock control register (SCC) are set.

There are two kinds of clocks, main system clock and subsystem clock.

The instruction execution time can also be changed.

- 0.95, 1.91, 3.81, 15.3 μ s (main system clock: in 4.19-MHz operation)
- 0.67, 1.33, 2.67, 10.7 μs (main system clock: in 6.0-MHz operation)
- 122 μs (subsystem clock: in 32.768-kHz operation)

Basic interval timer (BT)

XT1 Timer/event counter Serial interface LCD controller/driver Subsystem fхт · Watch timer clock oscillator · LCD controller/driver Watch timer XT2 · INT0 noise elimination circuit · Clock output circuit X1 1/1 to 1/4096 Main system clock oscillator Divider X2 1/2 1/4 1/16 Selector WM.3 Oscillation SCC stop Divider SCC3 Selector 1/4 · CPU SCC0 · INT0 noise Internal bus elimination circuit **PCC** Clock output circuit PCC0 PCC1 HALT F/F PCC2 HALT Not PCC3 STOP Not $\overline{\mathsf{Q}}$ PCC2, PCC3 STOP F/F Wait release signal from BT Clear S **RESET** signal Standby release signal from interrupt control circuit

Figure 6-1. Clock Generator Block Diagram

Note Instruction execution

Remarks 1. fx = Main system clock frequency

- **2.** fxT = Subsystem clock frequency
- 3. $\Phi = CPU clock$
- 4. PCC: Processor Clock Control Register
- 5. SCC: System Clock Control Register
- 6. One clock cycle (tcy) of the CPU clock is equal to one machine cycle of the instruction.


6.3 Subsystem Clock Oscillator Control Functions

The μ PD753108 subsystem clock oscillator has the following two control functions.

- Selects by software whether an on-chip feedback resistor is to be used or not Note.
- Reduces current consumption by decreasing the drive current of the on-chip inverter when the supply voltage is high (VDD ≥ 2.7 V).
- Note When the subsystem clock is not used, set SOS.0 to 1 (so as not to use the on-chip feedback resistor) by software, connect XT1 to Vss or VDD, and open XT2. This makes it possible to reduce the current consumption in the subsystem clock oscillator.

The above functions can be used by switching the bits 0 and 1 of the sub-oscillator control register (SOS). (See Figure 6-2.)








6.4 Clock Output Circuit

The clock output circuit is provided to output the clock pulses from the P22/PTO2/PCL pin to the remote control wave outputs and peripheral LSI's.

Figure 6-3. Clock Output Circuit Block Diagram

• Clock output (PCL): Φ , 524, 262, 65.5 kHz (main system clock: in 4.19-MHz operation) Φ , 750, 375, 93.8 kHz (main system clock: in 6.0-MHz operation)

From clock generator From times/quent




Remark Special care has been taken in designing the chip so that small-width pulses may not be output when switching clock output enable/disable.

6.5 Basic Interval Timer/Watchdog Timer

The basic interval timer/watchdog timer has the following functions.

- Interval timer operation to generate a reference time interrupt
- Watchdog timer operation to detect a runaway of program and reset the CPU
- Selects and counts the wait time when the standby mode is released
- Reads the contents of counting

Figure 6-4. Basic Interval Timer/Watchdog Timer Block Diagram



Note Instruction execution

6.6 Watch Timer

The μ PD753108 has one watch timer channel which has the following functions.

- Sets the test flag (IRQW) at 0.5-second intervals. The standby mode can be released by the IRQW.
- 0.5-second interval can be created by both the main system clock (4.194304 MHz) and subsystem clock (32.768 kHz).
- Convenient for program debugging and checking as interval becomes 128 times longer (3.91 ms) with the fast feed mode.
- Outputs the frequencies (2.048, 4.096, 32.768 kHz) to the P23/BUZ pin, usable for buzzer and trimming of system clock oscillation frequencies.
- Clears the frequency divider to make the watch start with zero seconds.




Figure 6-5. Watch Timer Block Diagram

Remark The values enclosed in parentheses are applied when fx = 4.194304 MHz and fxT = 32.768 kHz.

6.7 Timer/Event Counter

The μ PD753108 has three channels of timer/event counters. Its configuration is shown in Figures 6-6 to 6-8. The timer/event counter has the following functions.

- Programmable interval timer operation
- Square wave output of any frequency to the PTOn pin (n = 0 to 2)
- Event counter operation
- Divides the frequency of signal input via the TIn pin to 1-Nth of the original signal and outputs the divided frequency to the PTOn pin (frequency divider operation).
- Supplies the serial shift clock to the serial interface circuit.
- Reads the count value.


The timer/event counter operates in the following four modes as set by the mode register.

Table 6-2. Operation Modes of Timer/Event Counter

	Channel	Channel 0	Channel 1	Channel 2
Mode				
8-bit timer/event	Yes	Yes	Yes	
	Gate control function	No Note	No	Yes
PWM pulse gene	rator mode	No	No	Yes
16-bit timer/event	counter mode	No	Y	es
	No Note	Yes		
Carrier generator	No	Y	es	

Note Used for gate control signal generation

* Figure 6-6. Timer/Event Counter (Channel 0) Block Diagram



Note Instruction execution


Caution When setting data to TM0, be sure to set bit 1 to 0.

IRQT1 clear signal -- P21/PT01 Bit 2 of PMGB - INTT1 (IRQT1 (set signal) RESET Output buffer Port 2 input/output mode PORT2.1 P21 output latch Timer/event counter (channel 2) reload signal TOE1 T1 enable flag ⁴Reset TOUT F/F Timer/event counter (channel 2) comparator (When 16-bit timer/event counter mode) Match TMOD1 Internal bus Timer/event counter (channel 2) match signal (When 16-bit timer/event counter mode) Modulo register (8) Count register (8) Comparator (8) Clear Selector œ 8 ω Timer operation start 16-bit timer/event counter mode CP. TM1 TM16 TM15 TM14 TM13 TM12 TM11 TM10 Decoder SET1 Note ∞ MPX Timer/event counter (channel 2) output $\frac{f_{\lambda}/2^{5}}{f_{\lambda}/2^{6}}$ From clock $f_{\lambda}/2^{6}$ generator $f_{\lambda}/2^{6}$ $f_{\lambda}/2^{6}$ $f_{\lambda}/2^{6}$ $f_{\lambda}/2^{6}$ $f_{\lambda}/2^{6}$ PORT1.2 ∕ Input buffer TI1/TI2/P12/INT2 ---

Figure 6-7. Timer/Event Counter (Channel 1) Block Diagram

Note Instruction execution

Figure 6-8. Timer/Event Counter (Channel 2) Block Diagram



6.8 Serial Interface

The μ PD753108 incorporates a clock-synchronous 8-bit serial interface. The serial interface can be used in the following four modes.

- Operation stop mode
- 3-wire serial I/O mode
- 2-wire serial I/O mode
- SBI mode

fx/2³ fx/24 fx/26 TOUT0 (from timer/event counter (channel 0)) | IRQCSI | set signal INTCSI Bit test External SCK Serial clock selector acknowledge output circuit SBIC BZKE ACKE Busy/ ACKT SO latch CMDT control circuit Bit manipulation RELT INTCSI SET CLR Ø Ω RELD CMDD ACKD Match 8 8 (8) Slave address register (SVA) Figure 6-9. Serial Interface Block Diagram Serial clock control circuit Serial clock counter Bus release/ command/ acknowledge detection circuit Address comparator Shift register (SIO) ∞ Internal bus ∞ ω 8/4 Bit test CSIM Selector P01 output latch Selector P02/SO/SB0 P03/SI/SB1 P01/SCK

6.9 LCD Controller/Driver

The μ PD753108 incorporates a display controller which generates segment and common signals according to the display data memory contents and incorporates segment and common drivers which can drive the LCD panel directly.

The μ PD753108 LCD controller/driver has the following functions:

- Display data memory is read automatically by DMA operation and segment and common signals are generated.
- Display mode can be selected from among the following five:
 - <1> Static
 - <2> 1/2 duty (time multiplexing by 2), 1/2 bias
 - <3> 1/3 duty (time multiplexing by 3), 1/2 bias
 - <4> 1/3 duty (time multiplexing by 3), 1/3 bias
 - <5> 1/4 duty (time multiplexing by 4), 1/3 bias
- A frame frequency can be selected from among four in each display mode.
- A maximum of 24 segment signal output pins (S0 to S23) and four common signal output pins (COM0 to COM3).
- The segment signal output pins (S0 to S23) can be changed to the I/O ports (PORT8 and PORT9).
- Split resistor can be incorporated to supply LCD drive power (mask option).
 - Various bias methods and LCD drive voltages are applicable.
 - When display is off, current flowing through the split resistor is cut.
- Display data memory not used for display can be used for normal data memory.
- It can also operate by using the subsystem clock.

Port mode register group A P31/SYNC P30/LCDCL 4 Port 3 LCD drive mode switching LCD drive voltage control Display control register COM3 COM2 COM1 COM0 VLC2 VLC1 flco Timing controller Display mode register Common driver 1E0H 3 2 1 0 3 2 1 0 -≎ S Segment driver Internal bus 3210 0 1EFH 3 2 1 S16/P93 3 2 1 0 3210 /L\ **4** \TV 1F0H Segment driver S23/P80 2 1 0 3 2 1 0 1F7H Decoder Port mode register group C **~**/ Port 9 Input/output buffer Port 9 output latch Port 8 Input/output buffer Port 8 output latch

Figure 6-10. LCD Controller/Driver Block Diagram



6.10 Bit Sequential Buffer 16 Bits

The bit sequential buffer (BSB) is a special data memory for bit manipulation and the bit manipulation can be easily performed by changing the address specification and bit specification in sequence, therefore it is useful when processing a long data bit-wise.




Figure 6-11. Bit Sequential Buffer Format

Remarks 1. In the pmem.@L addressing, the specified bit moves corresponding to the L register.

2. In the pmem. @L addressing, the BSB can be manipulated regardless of MBE/MBS specification.

7. INTERRUPT FUNCTION AND TEST FUNCTION

The μ PD753108 has eight types of interrupt sources and two types of test sources. Of these test sources, INT2 has two types of edge detection testable inputs.

The interrupt control circuit of the μ PD753108 has the following functions.

(1) Interrupt function

- Vectored interrupt function for hardware control, enabling/disabling the interrupt acceptance by the interrupt enable flag (IExxx) and interrupt master enable flag (IME).
- · Can set any interrupt start address.
- Multiple interrupts wherein the order of priority can be specified by the interrupt priority select register (IPS).
- · Test function of interrupt request flag (IRQxxx). An interrupt generation can be checked by software.
- · Release the standby mode. An interrupt to be released can be selected by the interrupt enable flag.

(2) Test function

- Test request flag (IRQxxx) generation can be checked by software.
- · Release the standby mode. The test source to be released can be selected by the test enable flag.

Standby release signal Vector table address generator IST0 Priority control circuit IST1 Decoder IME IPS VRQn Figure 7-1. Interrupt Control Circuit Block Diagram Interrupt enable flag (IEXXX) Internal bus IRQCSI IRQBT IRQT0 IRQT2 IRQW IRQT1 IM2 IRQ4 IRQ0 IRQ2 IRQ1 Both edge detector Selec-INTT2-MLN INTCSI-INTT0 INTT1 INTBT Edge detector MO Edge detector Falling edge detector Rising edge detector Note Selec-KR0/P60 ~ KR3/P63 ⊹ INT2/P12 ⋄ IM2 INTO/P10 INT4/P00 ⊶ INT1/P11 →

Note Noise elimination circuit (Standby release is disabled when noise elimination circuit is selected.)



8. STANDBY FUNCTION

In order to reduce power dissipation while a program is in a standby mode, two types of standby modes (STOP mode and HALT mode) are provided for the μ PD753108.

Table 8-1. Operation Status in Standby Mode

Item	Mode	STOP mode	HALT mode				
Set instruct	ion	STOP instruction	HALT instruction				
System clo	ck when set	Settable only when the main system clock is used.	Settable both by the main system clock and subsystem clock.				
Operation status	Clock generator	Main system clock stops oscillation.	Only the CPU clock Φ halts (oscillation continues).				
	Basic interval timer/ watchdog timer	Operation stops.	Operable only when the main system clock is oscillated. BT mode: IRQBT is set in the reference time interval WT mode: Reset signal is generated by BT overflow				
	Serial interface	Operable only when an external SCK input is selected as the serial clock.	Operable only when an external SCK input is selected as the serial clock or when the main system clock is oscillated.				
	Timer/event counter	Operable only when a signal input to the TI0 to TI2 pins is specified as the count clock.	Operable only when a signal input to the TI0 to TI2 pins is specified as the count clock or when the main system clock is oscillated.				
	Watch timer	Operable when fxT is selected as the count clock.	Operable.				
	LCD controller/driver	Operable only when fxt is selected as the LCDCL.	Operable.				
	External interrupt	The INT1, 2, and 4 are operable. Only the INT0 is not operated Note.					
	CPU	The operation stops.					
Release sig	gnal	Interrupt request signal sent from the open enable flag or RESET signal input.	rable hardware enabled by the interrupt				


Note Can operate only when the noise elimination circuit is not used (IM02 = 1) by bit 2 of the edge detection mode register (IM0).



9. RESET FUNCTION


There are two reset inputs: external reset signal (RESET) and reset signal sent from the basic interval timer/ watchdog timer. When either one of the reset signals are input, an internal reset signal is generated. Figure 9-1 shows the configuration of the above two inputs.

Figure 9-1. Configuration of Reset Function



Generation of the RESET signal initializes each hardware as listed in Table 9-1. Figure 9-2 shows the timing chart of the reset operation.

Figure 9-2. Reset Operation by RESET Signal Generation



Note The following two times can be selected by the mask option.

217/fx (21.8 ms: @ 6.00-MHz operation, 31.3 ms: @ 4.19-MHz operation)

2¹⁵/fx (5.46 ms: @ 6.00-MHz operation, 7.81 ms: @ 4.19-MHz operation)



Table 9-1. Status of Each Hardware After Reset (1/2)

	Hardware			RESET signal generation in the standby mode	RESET signal generation in operation
Program	Program counter (PC) μPD753104			Sets the low-order 4 bits of program memory's address 0000H to the PC11-PC8 and the contents of address 0001H to the PC7-PC0.	Sets the low-order 4 bits of program memory's address 0000H to the PC11-PC8 and the contents of address 0001H to the PC7-PC0.
			μPD753106, μPD753108	Sets the low-order 5 bits of program memory's address 0000H to the PC12-PC8 and the contents of address 0001H to the PC7-PC0.	Sets the low-order 5 bits of program memory's address 0000H to the PC12-PC8 and the contents of address 0001H to the PC7-PC0.
PSW	Carry	flag (CY)		Held	Undefined
	Skip f	lag (SK0 to SK2)		0	0
	Interr	upt status flag (IST0, IS	T1)	0	0
	Bank	enable flag (MBE, RBE)		Sets the bit 6 of program memory's address 0000H to the RBE and bit 7 to the MBE.	Sets the bit 6 of program memory's address 0000H to the RBE and bit 7 to the MBE.
Stack poi	inter (S	SP)		Undefined	Undefined
Stack bar	nk sele	ect register (SBS)		1000B	1000B
Data mer	mory (l	RAM)		Held	Undefined
General-p	purpos	se register (X, A, H, L, D	, E, B, C)	Held	Undefined
Bank sele	ect reg	gister (MBS, RBS)		0, 0	0, 0
Basic inter	rval	Counter (BT)		Undefined	Undefined
timer/watc	hdog	Mode register (BTM)		0	0
timer		Watchdog timer enable	flag (WDTM)	0	0
Timer/eve	ent	Counter (T0)		0	0
counter (T0)	Modulo register (TMOD	00)	FFH	FFH
		Mode register (TM0)		0	0
		TOE0, TOUT F/F		0, 0	0, 0
Timer/eve	ent	Counter (T1)		0	0
counter (T1)	Modulo register (TMOD	01)	FFH	FFH
		Mode register (TM1)		0	0
		TOE1, TOUT F/F		0, 0	0, 0
Timer/eve	ent	Counter (T2)		0	0
counter (T2)	Modulo register (TMOD	02)	FFH	FFH
		High-level period settin register (TMOD2H)	g modulo	FFH	FFH
		Mode register (TM2)		0	0
		TOE2, TOUT F/F		0, 0	0, 0
		REMC, NRZ, NRZB		0, 0, 0	0, 0, 0
		TGCE		0	0
Watch tin	ner	Mode register (WM)		0	0

, ,



Table 9-1. Status of Each Hardware After Reset (2/2)

	Hardware	RESET signal generation in the standby mode	RESET signal generation in operation	
Serial interface	Shift register (SIO)	Held	Undefined	
	Operation mode register (CSIM)	0	0	
	SBI control register (SBIC)	0	0	
	Slave address register (SVA)	Held	Undefined	
Clock generator,	Processor clock control register (PCC)	0	0	
clock output	System clock control register (SCC)	0	0	
circuit	Clock output mode register (CLOM)	0	0	
Sub-oscillator cor	ntrol register (SOS)	0	0	
LCD controller/	Display mode register (LCDM)	0	0	
driver	Display control register (LCDC)	0	0	
	LCD/port selection register (LPS)	0	0	
Interrupt	Interrupt request flag (IRQxxx)	Reset (0)	Reset (0)	
function	Interrupt enable flag (IExxx)	0	0	
	Interrupt priority selection register (IPS)	0	0	
	INT0, 1, 2 mode registers (IM0, IM1, IM2)	0, 0, 0	0, 0, 0	
Digital port	Output buffer	Off	Off	
	Output latch	Cleared (0)	Cleared (0)	
	I/O mode registers (PMGA, B, C)	0	0	
	Pull-up resistor setting register (POGA, B)	0	0	
Bit sequential but	fer (BSB0 to BSB3)	Held	Undefined	

10. MASK OPTION

The μ PD753108 has the following mask options.

• P50-P53 mask options

Selects whether or not to internally connect a pull-up resistor.

- <1> Connect pull-up resistor internally bit-wise.
- <2> Do not connect pull-up resistor internally.
- VLC0-VLC2 pins, BIAS pin mask option

Selects whether or not to internally connect LCD-driving split resistors.

- <1> Do not connect split resistor internally.
- <2> Connect four 10-k Ω (typ.) split resistors simultaneously internally.
- <3> Connect four 100-k Ω (typ.) split resistors simultaneously internally.
- Standby function mask option

Selects the wait time with the RESET signal.

- $<1> 2^{17}/fx$ (21.8 ms: When fx = 6.0 MHz, 31.3 ms: When fx = 4.19 MHz)
- $<2> 2^{15}/fx$ (5.46 ms: When fx = 6.0 MHz, 7.81 ms: When fx = 4.19 MHz)
- Subsystem clock mask option

Selects whether or not to use an internal feedback resistor.

- <1> Use internal feedback resistor.
 - (Switch internal feedback resistor ON/OFF by software)
- <2> Do not use internal feedback resistor.

(Disconnect internal feedback resistor by hardware)



11. INSTRUCTION SET

(1) Expression formats and description methods of operands

The operand is described in the operand column of each instruction in accordance with the description method for the operand expression format of the instruction. For details, refer to "RA75X ASSEMBLER PACKAGE USERS' MANUAL——LANGUAGE (EEU-1363)". If there are several elements, one of them is selected. Capital letters and the + and – symbols are key words and are described as they are. For immediate data, appropriate numbers and labels are described.

Instead of the labels such as mem, fmem, pmem, and bit, the symbols of the register flags can be described. However, there are restrictions in the labels that can be described for fmem and pmem. For details, see **User's Manual**.

Expression format	Description method
reg reg1	X, A, B, C, D, E, H, L X, B, C, D, E, H, L
rp rp1 rp2 rp' rp'1	XA, BC, DE, HL BC, DE, HL BC, DE XA, BC, DE, HL, XA', BC', DE', HL' BC, DE, HL, XA', BC', DE', HL'
rpa rpa1	HL, HL+, HL-, DE, DL DE, DL
n4 n8	4-bit immediate data or label 8-bit immediate data or label
mem bit	8-bit immediate data or label ^{Note} 2-bit immediate data or label
fmem pmem	FB0H-FBFH, FF0H-FFFH immediate data or label FC0H-FFFH immediate data or label
addr addr1 (Mk II mode only) caddr faddr	0000H-0FFFH immediate data or label (μPD753104) 0000H-17FFH immediate data or label (μPD753106) 0000H-1FFFH immediate data or label (μPD753108) 0000H-0FFFH immediate data or label (μPD753104) 0000H-17FFH immediate data or label (μPD753106) 0000H-1FFFH immediate data or label (μPD753108) 12-bit immediate data or label 11-bit immediate data or label
taddr	20H-7FH immediate data (where bit0 = 0) or label
PORTn IExxx RBn MBn	PORT0-PORT3, PORT5, PORT6, PORT8, PORT9 IEBT, IET0-IET2, IE0-IE2, IE4, IECSI, IEW RB0-RB3 MB0, MB1, MB15

Note mem can be only used for even address in 8-bit data processing.

(2) Legend in explanation of operation

A : A register, 4-bit accumulator

B : B register
C : C register
D : D register
E : E register
H : H register
L : L register
X : X register

XA : XA register pair; 8-bit accumulator

BC : BC register pair
DE : DE register pair
HL : HL register pair

XA' : XA' expanded register pair BC' : BC' expanded register pair DE' : DE' expanded register pair HL' : HL' expanded register pair

PC: Program counter SP: Stack pointer

CY : Carry flag, bit accumulator
PSW : Program status word

MBE : Memory bank enable flag
RBE : Register bank enable flag
PORTn : Port n (n = 0 to 3, 5, 6, 8, 9)

IME : Interrupt master enable flag
IPS : Interrupt priority selection register

IExxx : Interrupt enable flag

RBS : Register bank selection register

MBS : Memory bank selection register

PCC : Processor clock control register

. : Separation between address and bit

(xx) : The contents addressed by xx

xxH : Hexadecimal data



(3) Explanation of symbols under addressing area column

*1	MB = MBE·MBS		1
	(MBS = 0, 1, 15)		
*2	MB = 0		
*3	MB =	0 (000H to 07FH) 15 (F80H to FFFH)	Data memory addressing
		MBS (MBS = 0, 1, 15)	_
*4	MB = 15, fmem =	FB0H to FBFH, FF0H to FFFH	
*5	MB = 15, pmem =	= FC0H to FFFH	↓
*6	μPD753104	addr = 000H to FFFH	1
	μPD753106	addr = 0000H to 17FFH	
	μPD753108	addr = 0000H to 1FFFH	
*7	,	t PC) – 15 to (Current PC) – 1 t PC) + 2 to (Current PC) + 16	
	,	t PC) - 15 to (Current PC) - 1 t PC) + 2 to (Current PC) + 16	
*8	μPD753104	caddr = 000H to FFFH	
	μPD753106	caddr = 0000H to 0FFFH (PC ₁₂ = 0) or 1000H to 17FFH (PC ₁₂ = 1)	Program memory addressing
	μPD753108	caddr = 0000H to 0FFFH (PC ₁₂ = 0) or 1000H to 1FFFH (PC ₁₂ = 1)	
*9	faddr = 0000H to	07FFH	
*10	taddr = 0020H to	007FH	
*11	μPD753104	addr1 = 000H to FFFH	
	μPD753106	addr1 = 0000H to 17FFH	
	μPD753108	addr1 = 0000H to 1FFFH	

Remarks 1. MB indicates memory bank that can be accessed.

- 2. In *2 , MB = 0 independently of how MBE and MBS are set.
- 3. In *4 and *5, MB = 15 independently of how MBE and MBS are set.
- 4. *6 to *11 indicate the areas that can be addressed.

(4) Explanation of number of machine cycles column

S denotes the number of machine cycles required by skip operation when a skip instruction is executed. The value of S varies as follows.

- When no skip is made: S = 0
- When the skipped instruction is a 1- or 2-byte instruction: S = 1
- When the skipped instruction is a 3-byte instruction Note: S = 2

Note 3-byte instruction: BR !addr, BRA !addr1, CALL !addr or CALLA !addr1 instruction

Caution The GETI instruction is skipped in one machine cycle.

One machine cycle is equal to one cycle of CPU clock (= tcx); time can be selected from among four types by setting PCC.



Instruction group	Mnemonic	Operand	Number of bytes	Number of machine cycles	Operation	Addressing area	Skip condition
Transfer	MOV	A, #n4	1	1	A <- n4		String effect A
		reg1, #n4	2	2	reg1 <- n4		
		XA, #n8	2	2	XA <- n8		String effect A
		HL, #n8	2	2	HL <- n8		String effect B
		rp2, #n8	2	2	rp2 <- n8		
		A, @HL	1	1	A <- (HL)	*1	
		A, @HL+	1	2+S	A <- (HL), then L <- L+1	*1	L = 0
		A, @HL-	1	2+S	A <- (HL), then L <- L-1	*1	L = FH
		A, @rpa1	1	1	A <- (rpa1)	*2	
		XA, @HL	2	2	XA <- (HL)	*1	
		@HL, A	1	1	(HL) <- A	*1	
		@HL, XA	2	2	(HL) <- XA	*1	
		A, mem	2	2	A <- (mem)	*3	
		XA, mem	2	2	XA <- (mem)	*3	
		mem, A	2	2	(mem) <- A	*3	
		mem, XA	2	2	(mem) <- XA	*3	
		A, reg	2	2	A <- reg		
		XA, rp'	2	2	XA <- rp'		
		reg1, A	2	2	reg1 <- A		
		rp'1, XA	2	2	rp'1 <- XA		
	хсн	A, @HL	1	1	A <-> (HL)	*1	
		A, @HL+	1	2+S	A <-> (HL), then L <- L+1	*1	L = 0
		A, @HL-	1	2+S	A <-> (HL), then L <- L-1	*1	L = FH
		A, @rpa1	1	1	A <-> (rpa1)	*2	
		XA, @HL	2	2	XA <-> (HL)	*1	
		A, mem	2	2	A <-> (mem)	*3	
		XA, mem	2	2	XA <-> (mem)	*3	
		A, reg1	1	1	A <-> reg1		
		XA, rp'	2	2	XA <-> rp'		

Instruction group	Mnemonic	Operand	Number of bytes	Number of machine cycles	Operation	Addressing area	Skip condition
Table reference	MOVT	XA, @PCDE	1	3	● μPD753104 XA <- (PC ₁₁₋₈ +DE) _{ROM}		
					●μPD753106, 753108 XA <- (PC ₁₂₋₈ +DE) _{ROM}		
		XA, @PCXA	1	3	● μPD753104 XA <- (PC ₁₁₋₈ +XA) _{ROM}		
					● μPD753106, 753108 XA <- (PC ₁₂₋₈ +XA) _{ROM}		
		XA, @BCDE	1	3	XA <- (BCDE) _{ROM} Note	*6	
		XA, @BCXA	1	3	XA <- (BCXA) _{ROM} Note	*6	
Bit transfer	MOV1	CY, fmem.bit	2	2	CY <- (fmem.bit)	*4	
		CY, pmem.@L	2	2	CY <- (pmem ₇₋₂ +L ₃₋₂ .bit(L ₁₋₀))	*5	
		CY, @H+mem.bit	2	2	CY <- (H+mem ₃₋₀ .bit)	*1	
		fmem.bit, CY	2	2	(fmem.bit) <- CY	*4	
		pmem.@L, CY	2	2	(pmem ₇₋₂ +L ₃₋₂ .bit(L ₁₋₀)) <- CY	*5	
		@H+mem.bit, CY	2	2	(H+mem₃-₀.bit) <- CY	*1	
Operation	ADDS	A, #n4	1	1+S	A <- A+n4		carry
		XA, #n8	2	2+S	XA <- XA+n8		carry
		A, @HL	1	1+S	A <- A+(HL)	*1	carry
		XA, rp'	2	2+S	XA <- XA+rp'		carry
		rp'1, XA	2	2+S	rp'1 <- rp'1+XA		carry
	ADDC	A, @HL	1	1	A, CY <- A+(HL)+CY	*1	
		XA, rp'	2	2	XA, CY <- XA+rp'+CY		
		rp'1, XA	2	2	rp'1, CY <- rp'1+XA+CY		
	SUBS	A, @HL	1	1+S	A <- A-(HL)	*1	borrow
		XA, rp'	2	2+S	XA <- XA-rp'		borrow
		rp'1, XA	2	2+S	rp'1 <- rp'1–XA		borrow
	SUBC	A, @HL	1	1	A, CY <- A-(HL)-CY	*1	
		XA, rp'	2	2	XA, CY <- XA-rp'-CY		
		rp'1, XA	2	2	rp'1, CY <- rp'1–XA–CY		

Note Set "0" in B register if the μ PD753104 is used. Only low-order one bit of B register will be valid if the μ PD753106 or 753108 is used.



Instruction group	Mnemonic	Operand	Number of bytes	Number of machine cycles	Operation	Addressing area	Skip condition
Operation	AND	A, #n4	2	2	A <- A ∧ n4		
		A, @HL	1	1	A <- A ∧ (HL)	*1	
		XA, rp'	2	2	XA <- XA ∧ rp'		
		rp'1, XA	2	2	rp'1 <- rp'1 ∧ XA		
	OR	A, #n4	2	2	A <- A ∨ n4		
		A, @HL	1	1	A <- A ∨ (HL)	*1	
		XA, rp'	2	2	XA <- XA ∨ rp'		
		rp'1, XA	2	2	rp'1 <- rp'1 \lor XA		
	XOR	A, #n4	2	2	A <- A ⊎ n4		
		A, @HL	1	1	A <- A ∀ (HL)	*1	
		XA, rp'	2	2	XA <- XA ₩ rp'		
		rp'1, XA	2	2	rp'1 <- rp'1 ₩ XA		
Accumulator manipulation	RORC	А	1	1	CY <- A ₀ , A ₃ <- CY, A _{n-1} <- A _n		
manipulation	NOT	А	2	2	A <- \(\overline{A} \)		
Increment and	INCS	reg	1	1+S	reg <- reg+1		reg = 0
decrement		rp1	1	1+S	rp1 <- rp1+1		rp1 = 00H
		@HL	2	2+S	(HL) <- (HL)+1	*1	(HL) = 0
		mem	2	2+S	(mem) <- (mem)+1	*3	(mem) = 0
	DECS	reg	1	1+S	reg <- reg–1		reg = FH
		rp'	2	2+S	rp' <- rp'-1		rp' = FFH
Comparison	SKE	reg, #n4	2	2+S	Skip if reg = n4		reg = n4
		@HL, #n4	2	2+S	Skip if (HL) = n4	*1	(HL) = n4
		A, @HL	1	1+S	Skip if A = (HL)	*1	A = (HL)
		XA, @HL	2	2+S	Skip if XA = (HL)	*1	XA = (HL)
		A, reg	2	2+S	Skip if A = reg		A = reg
		XA, rp'	2	2+S	Skip if XA = rp'		XA = rp'
Carry flag manipulation	SET1	CY	1	1	CY <- 1		
таприацип	CLR1	CY	1	1	CY <- 0		
	SKT	CY	1	1+S	Skip if CY = 1		CY = 1
	NOT1	CY	1	1	CY <- $\overline{\text{CY}}$		



Instruction group	Mnemonic	Operand	Number of bytes	Number of machine cycles	Operation	Addressing area	Skip condition
Memory bit	SET1	mem.bit	2	2	(mem.bit) <- 1	*3	
manipulation		fmem.bit	2	2	(fmem.bit) <- 1	*4	
		pmem.@L	2	2	(pmem ₇₋₂ +L ₃₋₂ .bit(L ₁₋₀)) <- 1	*5	
		@H+mem.bit	2	2	(H+mem₃-₀.bit) <- 1	*1	
	CLR1	mem.bit	2	2	(mem.bit) <- 0	*3	
		fmem.bit	2	2	(fmem.bit) <- 0	*4	
		pmem.@L	2	2	(pmem ₇₋₂ +L ₃₋₂ .bit(L ₁₋₀)) <- 0	*5	
		@H+mem.bit	2	2	(H+mem ₃₋₀ .bit) <- 0	*1	
	SKT	mem.bit	2	2+S	Skip if (mem.bit) = 1	*3	(mem.bit) = 1
		fmem.bit	2	2+S	Skip if (fmem.bit) = 1	*4	(fmem.bit) = 1
		pmem.@L	2	2+S	Skip if $(pmem_{7-2}+L_{3-2}.bit(L_{1-0})) = 1$	*5	(pmem.@L) = 1
		@H+mem.bit	2	2+S	Skip if (H+mem ₃₋₀ .bit) = 1	*1	(@H+mem.bit) = 1
	SKF	mem.bit	2	2+S	Skip if (mem.bit) = 0	*3	(mem.bit) = 0
		fmem.bit	2	2 + S	Skip if (fmem.bit) = 0	*4	(fmem.bit) = 0
		pmem.@L	2	2 + S	Skip if $(pmem_{7-2}+L_{3-2}.bit(L_{1-0})) = 0$	*5	(pmem.@L) = 0
		@H+mem.bit	2	2 + S	Skip if (H+mem ₃₋₀ .bit) = 0	*1	(@H+mem.bit) = 0
	SKTCLR	fmem.bit	2	2+S	Skip if (fmem.bit) = 1 and clear	*4	(fmem.bit) = 1
		pmem.@L	2	2 + S	Skip if $(pmem_{7-2}+L_{3-2}.bit(L_{1-0})) = 1$ and clear	*5	(pmem.@L) = 1
		@H+mem.bit	2	2 + S	Skip if (H+mem ₃₋₀ .bit) = 1 and clear	*1	(@H+mem.bit) = 1
	AND1	CY, fmem.bit	2	2	CY <- CY ∧ (fmem.bit)	*4	
		CY, pmem.@L	2	2	$CY \leftarrow CY \land (pmem_{7-2} + L_{3-2}.bit(L_{1-0}))$	*5	
		CY, @H+mem.bit	2	2	CY <- CY ∧ (H+mem₃-₀.bit)	*1	
	OR1	CY, fmem.bit	2	2	CY <- CY ∨ (fmem.bit)	*4	
		CY, pmem.@L	2	2	$CY \leftarrow CY \lor (pmem_{7-2} + L_{3-2}.bit(L_{1-0}))$	*5	
		CY, @H+mem.bit	2	2	CY <- CY ∨ (H+mem ₃₋₀ .bit)	*1	
	XOR1	CY, fmem.bit	2	2	CY <- CY ♥ (fmem.bit)	*4	
		CY, pmem.@L	2	2	CY <- CY + (pmem ₇₋₂ +L ₃₋₂ .bit(L ₁₋₀))	*5	
		CY, @H+mem.bit	2	2	CY <- CY ♥ (H+mem₃-₀.bit)	*1	



Instruction group	Mnemonic	Operand	Number of bytes	Number of machine cycles	Operation	Addressing area	Skip condition
Branch BR Note	BR Note	addr	-	-	μPD753104 PC11-0 <- addr (Select appropriate instruction from among BR !addr, BRCB !caddr and BR \$addr according to the assembler being used.) μPD753106, 753108 PC12-0 <- addr (Select appropriate instruction from among BR !addr, BRCB !caddr and BR \$addr according to the assembler being used.)	*6	
		addr1	-	-		*11	
		!addr	3	3	 μPD753104 PC₁₁₋₀ <- addr μPD753106, 753108 PC₁₂₋₀ <- addr 	*6	
		\$addr	1	2	 μPD753104 PC₁₁₋₀ <- addr μPD753106, 753108 PC₁₂₋₀ <- addr 	*7	
		\$addr1	1	2	 μPD753104 PC₁₁₋₀ <- addr1 μPD753106, 753108 PC₁₂₋₀ <- addr1 		

Note The above operations in the double boxes can be performed only in the Mk II mode. The other operations can be performed only in the Mk I mode.

Instruction group	Mnemonic	Operand	Number of bytes	Number of machine cycles	Operation	Addressing area	Skip condition
Branch	BR	PCDE	2	3	• μPD753104 PC ₁₁₋₀ <- PC ₁₁₋₈ +DE		
					• μPD753106, 753108 PC ₁₂₋₀ <- PC ₁₂₋₈ +DE		
		PCXA	2	3	• μPD753104 PC ₁₁₋₀ <- PC ₁₁₋₈ +XA		
					• μPD753106, 753108 PC ₁₂₋₀ <- PC ₁₂₋₈ +XA		
		BCDE	2	3	• μPD753104 PC ₁₁₋₀ <- BCDE Note 1	*6	
					• μPD753106, 753108 PC ₁₂₋₀ <- BCDE Note 2		
		BCXA	2	3	• μPD753104 PC ₁₁₋₀ <- BCXA Note 1	*6	
					• μPD753106, 753108 PC ₁₂₋₀ <- BCXA Note 2		
	BRA Note 3	!addr1	3	3	• μPD753104 PC ₁₁₋₀ <- addr1	*11	
					• μPD753106, 753108 PC ₁₂₋₀ <- addr1		
	BRCB	!caddr	2	2	• μPD753104 PC ₁₁₋₀ <- caddr ₁₁₋₀	*8	
					• μPD753106, 753108 PC ₁₂₋₀ <- PC ₁₂ +caddr ₁₁₋₀		
Subroutine stack control	CALLA Note 3	!addr1	3	3	 μPD753104 (SP-2) <- x, x, MBE, RBE (SP-6) (SP-3) (SP-4) <- PC₁₁₋₀ (SP-5) <- 0, 0, 0, 0 PC₁₁₋₀ <- addr1, SP <- SP-6 μPD753106, 753108 (SP-2) <- x, x, MBE, RBE (SP-6) (SP-3) (SP-4) <- PC₁₁₋₀ 	*11	
					(SP-5) <- 0, 0, 0, PC ₁₂ PC ₁₂₋₀ <- addr1, SP <- SP-6		

Notes 1. "0" must be set to B register.

- 2. Only low-order one bit is valid in B register.
- 3. The above operations in the double boxes can be performed only in the Mk II mode. The other operations can be performed only in the Mk I mode.

Instruction group	Mnemonic	Operand	Number of bytes	Number of machine cycles	Operation	Addressing area	Skip condition
Subroutine stack control CALL Note !addr	!addr	3	3	 μPD753104 (SP-3) <- MBE, RBE, 0, 0 (SP-4) (SP-1) (SP-2) <- PC₁₁₋₀ PC₁₁₋₀ <- addr, SP <- SP-4 μPD753106, 753108 (SP-3) <- MBE, RBE, 0, PC₁₂ (SP-4) (SP-1) (SP-2) <- PC₁₁₋₀ PC₁₂₋₀ <- addr, SP <- SP-4 	*6		
				4	 μPD753104 (SP-2) <- x, x, MBE, RBE (SP-6) (SP-3) (SP-4) <- PC₁₁₋₀ (SP-5) <- 0, 0, 0, 0 PC₁₁₋₀ <- addr, SP <- SP-6 μPD753106, 753108 (SP-2) <- x, x, MBE, RBE (SP-6) (SP-3) (SP-4) <- PC₁₁₋₀ (SP-5) <- 0, 0, 0, PC₁₂ 		
	CALLF Note	!faddr	2	2	PC ₁₂₋₀ <- addr, SP <- SP-6	*9	
				3	 μPD753104 (SP-2) <- x, x, MBE, RBE (SP-6) (SP-3) (SP-4) <- PC₁₁₋₀ (SP-5) <- 0, 0, 0, 0 PC₁₁₋₀ <- 0+faddr, SP <- SP-6 μPD753106, 753108 (SP-2) <- x, x, MBE, RBE (SP-6) (SP-3) (SP-4) <- PC₁₁₋₀ (SP-5) <- 0, 0, 0, PC₁₂ PC₁₂₋₀ <- 00+faddr, SP <- SP-6 		

Note The above operations in the double boxes can be performed only in the Mk II mode. The other operations can be performed only in the Mk I mode.

Instruction group	Mnemonic	Operand	Number of bytes	Number of machine cycles	Operation	Addressing area	Skip condition
Subroutine stack control	RET Note		1	3	• μPD753104 PC ₁₁₋₀ <- (SP) (SP+3) (SP+2) MBE, RBE, 0, 0 <- (SP+1), SP <- SP+4		
					• μPD753106, 753108 PC ₁₁₋₀ <- (SP) (SP+3) (SP+2) MBE, RBE, 0, PC ₁₂ <- (SP+1), SP <- SP+4		
					● μPD753104 x, x, MBE, RBE <- (SP+4) 0, 0, 0, 0, <- (SP+1) PC₁₁-₀ <- (SP) (SP+3) (SP+2), SP <- SP+6		
					● µPD753106, 753108 x, x, MBE, RBE <- (SP+4) MBE, 0, 0, PC₁₂ <- (SP+1) PC₁₁-₀ <- (SP) (SP+3) (SP+2), SP <- SP+6		
	RETS Note		1	3+S	● μPD753104 MBE, RBE, 0, 0 <- (SP+1) PC₁₁₋₀ <- (SP) (SP+3) (SP+2) SP <- SP+4 then skip unconditionally		Unconditional
					μPD753106, 753108 MBE, RBE, 0, PC ₁₂ <- (SP+1) PC ₁₁₋₀ <- (SP) (SP+3) (SP+2) SP <- SP+4 then skip unconditionally		
					● µPD753104 0, 0, 0, 0 <- (SP+1) PC₁₁-₀ <- (SP) (SP+3) (SP+2) x, x, MBE, RBE <- (SP+4) SP <- SP+6 then skip unconditionally		
					● μPD753106, 753108 0, 0, 0, PC₁₂ <- (SP+1) PC₁₁-₀ <- (SP) (SP+3) (SP+2) x, x, MBE, RBE <- (SP+4) SP <- SP+4 then skip unconditionally		

Note The above operations in the double boxes can be performed only in the Mk II mode. The other operations can be performed only in the Mk I mode.



Instruction group	Mnemonic	Operand	Number of bytes	Number of machine cycles	Operation	Addressing area	Skip condition
Subroutine stack control	RETI Note 1		1	3	● μPD753104 MBE, RBE, 0, 0 <- (SP+1) PC ₁₁₋₀ <- (SP) (SP+3) (SP+2) PSW <- (SP+4) (SP+5), SP <- SP+6		
					● μPD753106, 753108 MBE, RBE, 0, PC₁₂ <- (SP+1) PC₁₁₋₀ <- (SP) (SP+3) (SP+2) PSW <- (SP+4) (SP+5), SP <- SP+6		
					 μPD753104 0, 0, 0, 0 <- (SP+1) PC11-0 <- (SP) (SP+3) (SP+2) PSW <- (SP+4) (SP+5), SP <- SP+6 μPD753106, 753108 0, 0, 0, PC12 <- (SP+1) PC11-0 <- (SP) (SP+3) (SP+2) PSW <- (SP+4) (SP+5), SP <- SP+6 		
	PUSH	rp	1	1	(SP-1) (SP-2) <- rp, SP <- SP-2		
		BS	2 (SP-1) <- MBS, (SP-2) <- RBS, SP <- SP-2				
	POP	rp	1	1	rp <- (SP+1) (SP), SP <- SP+2		
		BS	2	2	MBS <- (SP+1), RBS <- (SP), SP <- SP+2		
Interrupt control	EI		2	2	IME (IPS.3) <- 1		
Control		IExxx	2	2	IExxx <- 1		
	DI		2	2	IME (IPS.3) <- 0		
		IExxx	2	2	IExxx <- 0		
Input/output	IN Note 2	A, PORTn	2	2	A <- PORTn (n = 0-3, 5, 6, 8, 9)		
		XA, PORTn	2	2	XA <- PORTn+1, PORTn (n = 8)		
	OUT Note 2	PORTn, A	2	2	PORTn <- A (n = 3, 5, 6, 8, 9)		
		PORTn, XA	2	2	PORTn+1, PORTn <- XA (n = 8)		
CPU control	HALT		2	2	Set HALT Mode (PCC.2 <- 1)		
	STOP		2	2	Set STOP Mode (PCC.3 <- 1)		
	NOP		1	1	No Operation		
Special	SEL	RBn	2	2	RBS <- n (n = 0-3)		
		MBn	2	2	MBS <- n (n = 0, 1, 15)		

Notes 1. The above operations in the double boxes can be performed only in the Mk II mode. The other operations can be performed only in the Mk I mode.

2. While the IN instruction and OUT instruction are being executed, the MBE must be set to 0 or 1, and MBS must be set to 15.

Instruction group	Mnemonic	Operand	Number of bytes	Number of machine cycles	Operation	Addressing area	Skip condition
Special	GETI Note 1, 2	taddr	1	3	 μPD753104 When TBR instruction PC₁₁₋₀ <- (taddr) ₃₋₀ + (taddr+1) 	*10	
					• When TCALL instruction (SP-4) (SP-1) (SP-2) <- PC ₁₁₋₀ (SP-3) <- MBE, RBE, 0, 0 PC ₁₁₋₀ <- (taddr) ₃₋₀ + (taddr+1) SP <- SP-4		
					When instruction other than TBR and TCALL instructions (taddr) (taddr+1) instruction is executed.		Depending on the reference instruction
					 μPD753106, 753108 When TBR instruction PC₁₂₋₀ <- (taddr) ₄₋₀ + (taddr+1) 		
					When TCALL instruction (SP-4) (SP-1) (SP-2) <- PC ₁₁₋₀ (SP-3) <- MBE, RBE, 0, PC ₁₂ PC ₁₂₋₀ <- (taddr) +-0 + (taddr+1) SP <- SP-4		
					When instruction other than TBR and TCALL instructions (taddr) (taddr+1) instruction is executed.		Depending on the reference instruction
				3	 μPD753104 When TBR instruction PC₁₁₋₀ <- (taddr) ₃₋₀ + (taddr+1) 	*10	
				4	• When TCALL instruction (SP-6) (SP-3) (SP-4) <- PC ₁₁₋₀ (SP-5) <- 0, 0, 0, 0 (SP-2) <- x, x, MBE, RBE PC ₁₁₋₀ <- (taddr) ₃₋₀ + (taddr+1) SP <- SP-6		
				3	When instruction other than TBR and TCALL instructions (taddr) (taddr+1) instruction is executed.		Depending on the reference instruction
				3	 μPD753106, 753108 When TBR instruction PC₁₂₋₀ <- (taddr) ₄₋₀ + (taddr+1) 		
				4	• When TCALL instruction (SP-6) (SP-3) (SP-4) <- PC ₁₁₋₀ (SP-5) <- 0, 0, 0, PC ₁₂ (SP-2) <- x, x, MBE, RBE PC ₁₂₋₀ <- (taddr) ₄₋₀ + (taddr+1) SP <- SP-6		
				3	When instruction other than TBR and TCALL instructions (taddr) (taddr+1) instruction is executed.		Depending on the reference instruction

- **Notes 1.** The TBR and TCALL instructions are the table definition assembler pseudo instructions of the GETI instruction.
 - 2. The above operations in the double boxes can be performed only in the Mk II mode. The other operations can be performed only in the Mk I mode.



12. ELECTRICAL SPECIFICATIONS

ABSOLUTE MAXIMUM RATINGS (TA = 25 °C)

Parameter	Symbol		Test Conditions	Rating	Unit	
Supply voltage	V _{DD}			-0.3 to +7.0	V	
Input voltage	Vıı	Except p	port 5	-0.3 to V _{DD} + 0.3	V	
	Vı2	Port 5	On-chip pull-up resistor	-0.3 to V _{DD} + 0.3	V	
			When N-ch open-drain	-0.3 to +14	V	
Output voltage	Vo			-0.3 to V _{DD} + 0.3	V	
Output current high	Іон	Per pin	Per pin -10			
		Total of	all pins	-30	mA	
Output current low	loL	Per pin		30	mA	
		Total of	all pins	220	mA	
Operating ambient temperature	Та			-40 to +85 Note	°C	
Storage temperature	Tstg			-65 to +150	°C	

Note When LCD is driven in normal mode: $T_A = -10$ to +85 °C

Caution Exposure to Absolute Maximum Ratings even for instant may affect device reliability; exceeding the ratings could cause parmanent damage. The parameters apply independently. The device should be operated within the limits specified under DC and AC Characteristics.

CAPACITANCE (TA = 25 °C, VDD = 0 V)

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
Input capacitance	Cin	f = 1 MHz			15	pF
Output capacitance	Соит	Unmeasured pins returned to 0 V.			15	pF
I/O capacitance	Сю				15	pF

Resonator	Recommended constant	Parameter	Test conditions	MIN.	TYP.	MAX.	Unit
Ceramic	X1 X2	Oscillation		1.0		6.0 Note 2	MHz
resonator		frequency (fx) Note 1					
	C1 + III + C2	Oscillation	After V _{DD} reaches oscil-			4	ms
	\\-\-\-\-\-\-\-\-\-\-\-\-\-\-\-\-	stabilization time Note 3	lation voltage range MIN.				
Crystal	X1 X2	Oscillation		1.0		6.0 Note 2	MHz
resonator		frequency (fx) Note 1					
	C1 + C2	Oscillation	V _{DD} = 4.5 to 5.5 V			10	ms
	V _{DD}	stabilization time Note 3				30	
External		X1 input		1.0		6.0 Note 2	MHz
clock	X1 X2	frequency (fx) Note 1					
		X1 input		83.3		500	ns
		high/low-level width					
		(txH, txL)					

MAIN SYSTEM CLOCK OSCILLATOR CHARACTERISTICS (TA = -40 to +85 °C, VDD = 1.8 to 5.5 V)

- **Notes 1.** The oscillation frequency and X1 input frequency indicate characteristics of the oscillator only. For the instruction execution time, refer to the AC characteristics.
 - 2. When the oscillation frequency is 4.19 MHz < fx \leq 6.0 MHz at 1.8 V \leq V DD < 2.7 V, setting the processor clock control register (PCC) to 0011 results in 1 machine cycle time being less than the required 0.95 μ s. Therefore, set PCC to a value other than 0011.
 - 3. The oscillation stabilization time is necessary for oscillation to stabilize after applying VDD or releasing the STOP mode.

Caution When using the main system clock oscillator, wiring in the area enclosed with the dotted line in the above figure should be carried out as follows to avoid an adverse effect from wiring capacitance.

- · Wiring should be as short as possible.
- Wiring should not cross other signal lines.
- Wiring should not be placed close to a varying high current.
- The potential of the oscillator capacitor ground should be the same as VDD.
- Do not ground to the ground pattern in which a high current flows.
- · Do not fetch a signal from the oscillator.

Resonator	Recommended constant	Parameter	Test conditions	MIN.	TYP.	MAX.	Unit
Crystal	XT1 XT2	Oscillation		32	32.768	35	kHz
resonator	R	frequency (fxT) Note 1					
	C3 + C4	Oscillation	V _{DD} = 4.5 to 5.5 V		1.0	2	s
	V _{DD}	stabilization time Note 2				10	
External	l vza vzal	XT1 input frequency		32		100	kHz
clock	XT1 XT2	(f _{XT}) Note 1					
		X1 input high/low-level		5		15	μs
	<u> </u>	width (txтн, txть)					

- Notes 1. Indicates only oscillator characteristics. Refer to AC Characteristics for instruction execution time.
 - 2. The oscillation stabilization time is necessary for oscillation to stabilize after applying VDD.

Caution When using the subsystem clock oscillator, wiring in the area enclosed with the dotted line in the above figure should be carried out as follows to avoid an adverse effect from wiring capacitance.

- · Wiring should be as short as possible.
- · Wiring should not cross other signal lines.
- Wiring should not be placed close to a varying high current.
- The potential of the oscillator capacitor ground should be the same as VDD.
- Do not ground to the ground pattern in which a high current flows.
- · Do not fetch a signal from the oscillator.

The subsystem clock oscillator is designed as a low amplification circuit to provide low consumption current, causing misoperation by noise more frequently than the main system clock oscillator. Special care should therefore be taken for wiring method when the subsystem clock is used.



RECOMMENDED OSCILLATOR CONSTANT

Ceramic Resonator (T_A = -20 to +85 °C)

Manufacturer	Product name	Frequency		llator int (pF)	Oscillation voltage range (VDD		Oscillation voltage range (VDD)		Remarks
		(MHz)	C1	C2	MIN.	MAX.			
Kyocera	KBR-1000F/Y	1.0	100	100	1.8	5.5	_		
Corporation	KBR-2.0MS	2.0	82	82	2.2				
	KBR-4.19MSA	4.19	33	33	1.8				
	KBR-4.19MKS		_	_			On-chip capacitor product		
	PBRC 4.19A		33	33			_		
	PBRC 4.19B		_	_			On-chip capacitor product		
	KBR-6.0MSA	6.0	33	33			_		
	KBR-6.0MKS		_	_			On-chip capacitor product		
	PBRC 6.00A		33	33			_		
	PBRC 6.00B		_	_			On-chip capacitor product		

Ceramic Resonator ($T_A = -40 \text{ to } +85 \text{ }^{\circ}\text{C}$)


Manufacturer	Product name	Frequency	Oscillator constant (pF)		Oscillation voltage range (VDD)		Remarks
		(MHz)	C1	C2	MIN.	MAX.	
TDK	CCR1000K2	1.0	150	150	2.3	5.5	_
	CCR2.0MC33	2.0	_	_	2.0		On-chip capacitor
	FCR4.19MC5	4.19					product
	CCR4.19MC3						
	FCR6.0MC5	6.0			2.2		
	CCR6.0MC3						

Ceramic Resonator ($T_A = -20 \text{ to } +80 \text{ }^{\circ}\text{C}$)

Manufacturer	Product name	Frequency		llator nt (pF)	Oscillation voltage range (VDD)		Remarks
		(MHz)	C1	C2	MIN.	MAX.	
Murata Mfg.	CSB1000J	1.0	100	100	2.4	5.5	$Rd = 5.6 \text{ k}\Omega$ Note
Co., Ltd.	CSA2.00MG	2.0	30	30	1.8		_
	CST2.00MGW		_	_			On-chip capacitor product
	CSA3.00MG	3.0	30	30			_
	CST3.00MGW		_	_			On-chip capacitor product
	CSA4.19MG	4.19	30	30			_
	CST4.19MGW		_	_]		On-chip capacitor product
	CSA5.00MG	5.0	30	30	2.2		_
	CSA5.00MGU				1.8		
	CST5.00MGW		_	_	2.2		On-chip capacitor product
	CST5.00MGWU				1.8		
	CSA6.00MG	6.0	30	30	2.5		_
	CSA6.00MGU				1.8		
	CST6.00MGW		_	_	2.5		On-chip capacitor product
	CST6.00MGWU				1.8		

Note If using the CSB1000J (1.0-MHz) ceramic resonator manufactured by Murata Mfg. Co., Ltd., a limiting resistor (Rd = $5.6 \text{ k}\Omega$) is required (see figure below). A limiting resistor is not required if using the other recommended resonators.

Recommended Main System Clock Circuit Example (using Murata Mfg. Co., Ltd. CSB1000J)



Crystal Resonator

Manufacturer	Product name	Frequency	Oscillator constant (pF)		Oscillation voltage range (VDD)		Remarks
		(MHz)	C1	C2	MIN.	MAX.	
Kinseki	HC-49/U	2.0	15	15	1.8	5.5	T _A = -20 to +70 °C
		4.19					
		6.0			2.5	5.5	
	HC-49/U-S	4.19			1.8	5.5	T _A = -10 to +70 °C
		6.0			2.5	5.5	

Caution The oscillator constant and the oscillation voltage range represent conditions for stable oscillation, but do not guarantee an accurate oscillation frequency. For an application circuit requiring an accurate oscillation frequency, it may be necessary to adjust the oscillation frequency of the resonator in the application circuit, in which case inquiries should be directed to the manufacturer of the resonator.



DC CHARACTERISTICS (TA = -40 to +85 °C, V_{DD} = 1.8 to 5.5 V)

*	Output current low

Parameter	Symbol		Test conditions				MAX.	Unit
Output current low	Іоь	Per pin					15	mA
		Total of all pins					150	mA
Input voltage high	V _{IH1}	Ports 2, 3, 8, 9		2.7 ≤ V _{DD} ≤ 5.5 V	0.7V _{DD}		V _{DD}	V
				1.8 ≤ VDD < 2.7 V	0.9V _{DD}		V _{DD}	V
	V _{IH2}	Ports 0, 1, 6, RE	SET	2.7 ≤ V _{DD} ≤ 5.5 V	0.8V _{DD}		V _{DD}	V
				1.8 ≤ V _{DD} < 2.7 V	0.9V _{DD}		V _{DD}	V
	V _{IH3}	Port 5	On-chip pull-up	2.7 ≤ V _{DD} ≤ 5.5 V	0.7V _{DD}		V _{DD}	V
			resistor	1.8 ≤ V _{DD} < 2.7 V	0.9V _{DD}		V _{DD}	V
			When N-ch	2.7 ≤ V _{DD} ≤ 5.5 V	0.7Vdd		13	V
			open-drain	1.8 ≤ V _{DD} < 2.7 V	0.9V _{DD}		13	V
	V _{IH4}	X1, XT1	,		VDD-0.1		V _{DD}	V
Input voltage low	VIL1	Ports 2, 3, 5, 8,	9	2.7 ≤ V _{DD} ≤ 5.5 V	0		0.3V _{DD}	V
				1.8 ≤ V _{DD} < 2.7 V	0		0.1VDD	V
	V _{IL2}	Ports 0, 1, 6, RE	SET	2.7 ≤ V _{DD} ≤ 5.5 V	0		0.2V _{DD}	V
				1.8 ≤ V _{DD} < 2.7 V	0		0.1VDD	V
	VIL3	X1, XT1		0		0.1	V	
Output voltage high	Vон	SCK, SO, ports	2, 3, 6, 8, 9 Іон =	-1.0 mA	V _{DD} -0.5			V
Output voltage low	V _{OL1}	SCK, SO, ports 2, 3, 5, 6, 8, 9		IoL = 15 mA,		0.2	2.0	V
				V _{DD} = 4.5 to 5.5 V				
				IoL = 1.6 mA			0.4	V
	V _{OL2}	SB0, SB1	N-ch open-drain pull-up resistor ≥ 1 kΩ				0.2V _{DD}	V
Input leakage	Ішн1	VIN = VDD	Pins other than 2				3	μΑ
current high	ILIH2		X1, XT1	<u> </u>			20	<i>μ</i> Α
, and the second	Ішнз	V _{IN} = 13 V	Port 5 (When N-	ch open-drain)			20	<i>μ</i> Α
Input leakage	ILIL1	Vin = 0 V	Pins other than 2	X1, XT1, port 5			-3	μΑ
current low	ILIL2		X1, XT1				-20	μΑ
	Ішз	Port 5 (When N-ch open-drain) When input instruction is not executed		. ,			-3	μΑ
			Port 5 (When N-ch				-30	μΑ
			open-drain) When input			-10	-27	μΑ
			instruction is executed	V _{DD} = 3.0 V		-3	-8	μΑ
Output leakage current high	Ісон1	VOUT = VDD	\overline{SCK} , SO/SB0, SB1, ports 2, 3, 6, 8, 9 port 5 (When N-ch open-drain)				3	μΑ
	110Н2	Vout = 13 V	Port 5 (When N-	ch open-drain)			20	μΑ
Output leakage current low	Ісос	Vоит = 0 V	Vout = 0 V				-3	μΑ
On this multiple register	R _{L1}	VIN = 0 V	Ports 0 to 3, 6, 8	3, 9	50	100	200	kΩ
On-chip pull-up resistor			(Excluding P00 p	oin)				




DC CHARACTERISTICS (TA = -40 to +85 °C, V_{DD} = 1.8 to 5.5 V)

	Parameter	Symbol		Test condit	tions		MIN.	TYP.	MAX.	Unit
*	LCD drive voltage	VLCD	VAC0 = 0	TA = -40 to	+85 °C		2.7		V _{DD}	V
				TA = -10 to	+85 °C		2.2		V _{DD}	V
			VAC0 = 1				1.8		V _{DD}	V
	VAC current Note 1	Ivac	VAC0 = 1, V _{DD} =	: 2.0 V ± 10%				1	4	μΑ
	LCD split resistor Note 2	RLCD1					50	100	200	kΩ
		RLCD2					5	10	20	kΩ
*	LCD output voltage	Vodc	Io = ±1.0 μA	VLCD0 = VLCD			0		±0.2	V
	deviation Note 3 (common)			VLCD1 = VLCD						
				VLCD2 = VLCD 1.8 V ≤ VLCD						
			Io = ±5.0 μA	VLCD0 = VLCD			0		±0.2	V
			$10 = \pm 3.0 \ \mu\text{A}$	VLCD0 = VLCD VLCD1 = VLCD	x 2/3		U		±0.2	v
				VLCD2 = VLCD						
				2.2 V ≤ VLCD	≤ V _{DD}					
*	LCD output voltage	Vons	$Io = \pm 0.5 \ \mu A$	VLCD0 = VLCD VLCD1 = VLCD	v 2/2		0		±0.2	V
	deviation Note 3 (segment)			$V_{LCD1} = V_{LCD}$ $V_{LCD2} = V_{LCD}$						
				1.8 V ≤ VLCD	$\leq V_{DD}$					
			Io = ±1.0 μA	VLCD0 = VLCD			0		±0.2	V
				VLCD1 = VLCD						
				VLCD2 = VLCD 2.2 V ≤ VLCD						
	Supply current Note 4	I _{DD1}	6.0 MHz Note 5	VDD = 5.0 V	± 10% Note 6	i		1.9	6.0	mA
			Crystal oscillation	VDD = 3.0 V	± 10% Note 7	•		0.4	1.3	mA
		I _{DD2}	C1 = C2 = 22 pF	HALT mode	V _{DD} = 5.0	V ± 10%		0.72	2.1	mA
					V _{DD} = 3.0	V ± 10%		0.27	0.8	mA
		I _{DD1}	4.19 MHz Note 5	V _{DD} = 5.0 V	± 10% ^{Note 6}			1.5	4.0	mA
			Crystal oscillation	VDD = 3.0 V	± 10% Note 7			0.25	0.75	mA
		I _{DD2}	C1 = C2 = 22 pF	HALT mode	V _{DD} = 5.0	V ± 10%		0.7	2.0	mA
					V _{DD} = 3.0	V ± 10%		0.23	0.7	mA
		IDD3	32.768 kHz Note 8	Low-voltage	V _{DD} = 3.0	V ± 10%		12	35.0	μΑ
			Crystal oscillation	mode Note 9	V _{DD} = 2.0	V ± 10%		4.5	12.0	μΑ
					V _{DD} = 3.0	V, T _A = 25 °C		12	24.0	μΑ
				Low current consump-	V _{DD} = 3.0	V ± 10%		6.0	18.0	μΑ
				tion mode Note 10	V _{DD} = 3.0	V, T _A = 25 °C		6.0	12.0	μΑ
		I _{DD4}		HALT mode	Low-	V _{DD} = 3.0 V ± 10%		8.5	25	μΑ
					voltage	V _{DD} = 2.0 V ± 10%		3.0	9.0	μΑ
					mode Note 9	VDD = 3.0 V, TA = 25 °C		8.5	17	μΑ
					Low current	$V_{DD} = 3.0 \text{ V} \pm 10\%$		3.5	12	μΑ
					consumption mode Note 10	VDD = 3.0 V, TA = 25 °C		3.5	7.0	μΑ
		I _{DD5}	XT1 = 0 V Note 11	VDD = 5.0 V	± 10%			0.05	10	μΑ
			STOP mode	VDD = 3.0 V				0.02	5.0	μΑ
				±10%	T _A = 25 °	C		0.02	3.0	μΑ
				•	•					

- **Notes 1.** Clear VAC0 to 0 in the low current consumption mode and STOP mode. When VAC0 is set to 1, the current increases by about 1 μ A.
 - 2. Either RLCD1 or RLCD2 can be selected by the mask option.
 - 3. The voltage deviation is the difference from the output voltage corresponding to the ideal value of the segment and common outputs (V_{LCDn} ; n = 0, 1, 2).
 - 4. Not including currents flowing in on-chip pull-up resistors or LCD split resistors.
 - 5. Including oscillation of the subsystem clock.
 - **6.** When the processor clock control register (PCC) is set to 0011 and the device is operated in the high-speed mode.
 - 7. When PCC is set to 0000 and the device is operated in the low-speed mode.
 - **8.** When the system clock control register (SCC) is set to 1001 and the device is operated on the subsystem clock, with main system clock oscillation stopped.
 - 9. When the sub-oscillator control register (SOS) is set to 0000.
- ★ 10. When the SOS is set to 0010.
- **★ 11.** When the SOS is set to 00x1, and the sub-oscillator feedback resistor is not used (x : don't care).

Parameter	Symbol	Test co	nditions	MIN.	TYP.	MAX.	Unit
CPU clock cycle	tcy	Operating on	V _{DD} = 2.7 to 5.5 V	0.67		64	μs
time Note 1		main system clock		0.95		64	μs
(minimum instruction execution		Operating on subsystem clock		114	122	125	μs
time = 1 machine cycle)							
TI0, TI1, TI2 input	fтı	V _{DD} = 2.7 to 5.5 V		0		1.0	MHz
frequency				0		275	kHz
TI0, TI1, TI2 input	tтін, tті∟	V _{DD} = 2.7 to 5.5 V		0.48			μs
high/low-level width				1.8			μs
Interrupt input high/	tinth, tintl	INT0	IM02 = 0	Note 2			μs
low-level width			IM02 = 1	10			μs
		INT1, 2, 4		10			μs
		KR0-KR3		10			μs
RESET low-level width	trsl			10			μs

- Notes 1. The cycle time (minimum instruction execution time) of the CPU clock (Φ) is determined by the oscillation frequency of the connected resonator (and external clock), the system clock control register (SCC) and the processor clock control register (PCC). The figure at the right indicates the cycle time toy versus supply voltage VDD characteristic with the main system clock operating.
 - 2. 2tcy or 128/fx is set by setting the interrupt mode register (IM0).





SERIAL TRANSFER OPERATION

2-Wire and 3-Wire Serial I/O Modes (SCK...Internal clock output): (TA = -40 to +85 °C, VDD = 1.8 to 5.5 V)

Parameter	Symbol	Test co	MIN.	TYP.	MAX.	Unit	
SCK cycle time	tkcy1	V _{DD} = 2.7 to 5.5 V					ns
							ns
SCK high/low-level	tkl1, tkH1	V _{DD} = 2.7 to 5.5 V	V _{DD} = 2.7 to 5.5 V				ns
width							ns
SI Note 1 setup time	tsik1	V _{DD} = 2.7 to 5.5 V					ns
(to SCK↑)				500			ns
SI Note 1 hold time	tksi1	V _{DD} = 2.7 to 5.5 V	V _{DD} = 2.7 to 5.5 V				ns
(from SCK↑)				600			ns
SO Note 1 output delay time	tkso1	$R_L = 1 \text{ k}\Omega,$ Note 2	V _{DD} = 2.7 to 5.5 V	0		250	ns
from SCK↓		C _L = 100 pF		0		1000	ns

Notes 1. Read as SB0 or SB1 when using the 2-wire serial I/O mode.

2. RL and CL are the load resistance and load capacitance of the SO output line.

2-Wire and 3-Wire Serial I/O Modes (SCK...External clock input): (TA = -40 to +85 °C, VDD = 1.8 to 5.5 V)

Parameter	Symbol	Test co	nditions	MIN.	TYP.	MAX.	Unit
SCK cycle time	tkcy2	V _{DD} = 2.7 to 5.5 V					ns
				3200			ns
SCK high/low-level	tkl2, tkH2	V _{DD} = 2.7 to 5.5 V		400			ns
width				1600			ns
SI Note 1 setup time	tsık2	V _{DD} = 2.7 to 5.5 V	V _{DD} = 2.7 to 5.5 V				ns
(to SCK↑)				150			ns
SI Note 1 hold time	tksi2	V _{DD} = 2.7 to 5.5 V		400			ns
(from $\overline{SCK} \uparrow$)				600			ns
SO Note 1 output delay time	t KSO2	$R_L = 1 \text{ k}\Omega,$ Note 2	V _{DD} = 2.7 to 5.5 V	0		300	ns
from $\overline{SCK} \!\!\downarrow$		C∟ = 100 pF		0		1000	ns

Notes 1. Read as SB0 or SB1 when using the 2-wire serial I/O mode.

2. RL and CL are the load resistance and load capacitance of the SO output line.



SBI Mode (SCK...Internal clock output (master)): (TA = -40 to +85 °C, VDD = 1.8 to 5.5 V)

Parameter	Symbol	Test co	nditions	MIN.	TYP.	MAX.	Unit
SCK cycle time	tkcy3	V _{DD} = 2.7 to 5.5 V	V _{DD} = 2.7 to 5.5 V				ns
				3800			ns
SCK high/low-level	tкьз, tкнз	V _{DD} = 2.7 to 5.5 V					ns
width		t					ns
SB0, 1 setup time	t sık3	V _{DD} = 2.7 to 5.5 V					ns
(to SCK ↑)				500			ns
SB0, 1 hold time (from SCK↑)	t _{KSI3}			tксүз/2			ns
SB0, 1 output delay	tkso3	$R_L = 1 \text{ k}\Omega,$ Note	V _{DD} = 2.7 to 5.5 V	0		250	ns
time from SCK↓		C _L = 100 pF		0		1000	ns
SB0, 1↓ from SCK↑	tкsв			tксүз			ns
SCK↓ from SB0, 1↓	t sbk			tксүз			ns
SB0, 1 low-level width	t sbl			t ксүз			ns
SB0, 1 high-level width	tsвн			tксүз			ns

Note RL and CL are the load resistance and load capacitance of the SB0, 1 output line.


SBI Mode (\overline{SCK} ...External clock input (slave)): (TA = -40 to +85 °C, VDD = 1.8 to 5.5 V)

Parameter	Symbol	Test co	nditions	MIN.	TYP.	MAX.	Unit
SCK cycle time	tKCY4	V _{DD} = 2.7 to 5.5 V		800			ns
				3200			ns
SCK high/low-level	tkl4, tkH4	V _{DD} = 2.7 to 5.5 V	400			ns	
width				1600			ns
SB0, 1 setup time	tsik4	V _{DD} = 2.7 to 5.5 V					ns
(to SCK ↑)				150			ns
SB0, 1 hold time (from SCK↑)	tks14			tkCY4/2			ns
SB0, 1 output delay	tkso4	$R_L = 1 \text{ k}\Omega,$ Note	V _{DD} = 2.7 to 5.5 V	0		300	ns
time from SCK↓		C _L = 100 pF		0		1000	ns
SB0, 1↓ from SCK↑	tкsв			tkcy4			ns
SCK↓ from SB0, 1↓	tsвк			tkcy4			ns
SB0, 1 low-level width	tsbl			tkcy4			ns
SB0, 1 high-level width	tsвн			t ксү4			ns


Note R_L and C_L are the load resistance and load capacitance of the SB0, 1 output line.




★ AC Timing Test Point (Excluding X1, XT1 inputs)




Clock Timing






TI0, TI1, TI2 Timing




Serial Transfer Timing

3-wire serial I/O mode




2-wire serial I/O mode






Serial Transfer Timing


Bus release signal transfer




Command signal transfer



Interrupt input timing



RESET input timing






DATA MEMORY STOP MODE LOW SUPPLY VOLTAGE DATA RETENTION CHARACTERISTICS ($T_A = -40$ to +85 °C)

Parameter	Symbol	Test conditions	MIN.	TYP.	MAX.	Unit
Release signal set time	tsrel		0			μs
Oscillation stabilization	twait	Release by RESET		Note 2		ms
wait time Note 1		Release by interrupt request		Note 3		ms


- **Notes 1.** The oscillation stabillization wait time is the time during which the CPU operation is stopped to prevent unstable operation at the oscillation start.
 - 2. Either $2^{17}/fx$ or $2^{15}/fx$ can be selected by the mask option.
 - 3. Depends on the basic interval timer mode register (BTM) settings (see the table below).

втмз	BTM2	BTM1	ВТМ0	Wait time		
				fx = at 4.19 MHz	fx = at 6.0 MHz	
	0	0	0	2 ²⁰ /fx (approx. 250 ms)	2 ²⁰ /fx (approx. 175 ms)	
_	0	1	1	2 ¹⁷ /fx (approx. 31.3 ms)	2 ¹⁷ /fx (approx. 21.8 ms)	
_	1	0	1	2 ¹⁵ /fx (approx. 7.81 ms)	2 ¹⁵ /fx (approx. 5.46 ms)	
_	1	1	1	2 ¹³ /fx (approx. 1.95 ms)	2 ¹³ /fx (approx. 1.37 ms)	

Data Retention Timing (STOP Mode Release by RESET)




Data Retention Timing (Standby Release Signal: STOP Mode Release by Interrupt Signal)




13. CHARACTERISTIC CURVES (FOR REFERENCE ONLY)


IDD vs VDD (Main System Clock: 6.0-MHz Crystal Resonator)




IDD vs VDD (Main System Clock: 4.19-MHz Crystal Resonator)



Iон vs VDD—Voн (Ports 2, 3, 6, 8 and 9)




IoL vs VoL (Ports 2, 3, 6, 8 and 9)




14. PACKAGE DRAWINGS

64-PIN PLASTIC QFP (14 x 14 mm)



detail of lead end



NOTE


Each lead centerline is located within 0.15 mm (0.006 inch) of its true position (T.P.) at maximum material condition.

P64GC-80-AB8-3


ITEM	MILLIMETERS	INCHES
Α	17.6±0.4	0.693±0.016
В	14.0±0.2	$0.551^{+0.009}_{-0.008}$
С	14.0±0.2	$0.551^{+0.009}_{-0.008}$
D	17.6±0.4	0.693±0.016
F	1.0	0.039
G	1.0	0.039
Н	0.35±0.10	$0.014^{+0.004}_{-0.005}$
I	0.15	0.006
J	0.8 (T.P.)	0.031 (T.P.)
K	1.8±0.2	0.071±0.008
L	0.8±0.2	$0.031^{+0.009}_{-0.008}$
М	$0.15^{+0.10}_{-0.05}$	$0.006^{+0.004}_{-0.003}$
Ν	0.10	0.004
Р	2.55	0.100
Q	0.1±0.1	0.004±0.004
S	2.85 MAX.	0.112 MAX.



64-PIN PLASTIC LQFP (12 x 12 mm)



detail of lead end



NOTE

Each lead centerline is located within 0.13 mm (0.005 inch) of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS	INCHES
Α	14.8±0.4	0.583±0.016
В	12.0±0.2	$0.472^{+0.009}_{-0.008}$
С	12.0±0.2	$0.472^{+0.009}_{-0.008}$
D	14.8±0.4	0.583±0.016
F	1.125	0.044
G	1.125	0.044
Н	0.30±0.10	$0.012^{+0.004}_{-0.005}$
I	0.13	0.005
J	0.65 (T.P.)	0.026 (T.P.)
K	1.4±0.2	0.055±0.008
L	0.6±0.2	$0.024^{+0.008}_{-0.009}$
М	0.15 ^{+0.10} -0.05	$0.006^{+0.004}_{-0.003}$
N	0.10	0.004
Р	1.4	0.055
Q	0.125±0.075	0.005±0.003
R	5∞±5∞	5∞±5∞
S	1.7 MAX.	0.067 MAX.

P64GK-65-8A8-1

15. RECOMMENDED SOLDERING CONDITIONS

The μ PD753108 should be soldered and mounted under the conditions recommended in the table below. For details of recommended soldering conditions, refer to the information document "Semiconductor Device Mounting Technology Manual" (C10535E).

For soldering methods and conditions other than those recommended below, contact an NEC sales representative.

Table 15-1. Surface Mounting Type Soldering Conditions

* (1) μ PD753104GC-xxx-AB8 : 64-pin plastic QFP (14 x 14 mm, 0.8-mm pitch) μ PD753106GC-xxx-AB8 : 64-pin plastic QFP (14 x 14 mm, 0.8-mm pitch) μ PD753108GC-xxx-AB8 : 64-pin plastic QFP (14 x 14 mm, 0.8-mm pitch)

Soldering Method	Soldering Conditions	Symbol
Infrared reflow	Peak package's surface temperature: 235 °C, Reflow time: 30 seconds or less (at 210 °C or higher), Number of reflow processes: 3 max.	IR35-00-3
VPS	Peak package's surface temperature: 215 °C, Reflow time: 40 seconds or less (at 200 °C or higher), Number of reflow processes: 3 max.	VP15-00-3
Wave soldering	Solder temperature: 260 °C or below, Flow time: 10 seconds or less, Number of flow processes: 1, Preheating temperature: 120 °C or below (package surface temperature)	WS60-00-1
Partial heating	Pin temperature: 300 °C or below, Time: 3 seconds or less (per device side)	_

Caution Use of more than one soldering method should be avoided (except for partial heating).

(2) μ PD753104GK-xxx-8A8 : 64-pin plastic QFP (12 x 12 mm, 0.65-mm pitch) μ PD753106GK-xxx-8A8 : 64-pin plastic QFP (12 x 12 mm, 0.65-mm pitch) μ PD753108GK-xxx-8A8 : 64-pin plastic QFP (12 x 12 mm, 0.65-mm pitch)

Soldering Method	Soldering Conditions	Symbol
Infrared reflow	Peak package's surface temperature: 235 °C, Reflow time: 30 seconds or less (at 210 °C or higher), Number of reflow processes: 2 max.	IR35-00-2
VPS	Peak package's surface temperature: 215 °C, Reflow time: 40 seconds or less (at 200 °C or higher), Number of reflow processes: 2 max.	VP15-00-2
Wave soldering	Solder temperature: 260 °C or below, Flow time: 10 seconds or less, Number of flow processes: 1, Preheating temperature: 120 °C or below (package surface temperature)	WS60-00-1
Partial heating	Pin temperature: 300 °C or below, Time: 3 seconds or less (per device side)	_

Caution Use of more than one soldering method should be avoided (except for partial heating).



APPENDIX A. μ PD75308B, 753108 AND 75P3116 FUNCTIONAL LIST

	Parameter	μPD75308B	μPD753108	μPD75P3116	
Program me	emory	Mask ROM 0000H to 1F7FH (8064 x 8 bits)	Mask ROM 0000H to 1FFFH (8192 x 8 bits)	One-time PROM 0000H to 3FFFH (16384 x 8 bits)	
Data memo	ry	000H to 1FFH (512 x 4 bits)			
CPU		75X Standard	75X Standard 75XL CPU		
Instruction execution execution execution		0.95, 1.91, 15.3 μs (during 4.19-MHz operation)	• 0.95, 1.91, 3.81, 15.3 μs (du • 0.67, 1.33, 2.67, 10.7 μs (du	-	
time	When subsystem clock is selected	122 μs (32.768-kHz operation)			
Stack	SBS register	None	SBS.3 = 1: Mk I mode selection SBS.3 = 0: Mk II mode selection		
	Stack area	000H to 0FFH	000H to 1FFH		
	Subroutine call instruction stack operation	2-byte stack	When Mk I mode: 2-byte stack When Mk II mode: 3-byte stack		
Instruction BRA !addr1 CALLA !addr1		Unavailable	When Mk I mode: unavailable When Mk II mode: available		
MOVT XA, @BCDE MOVT XA, @BCXA BR BCDE BR BCXA		Available			
	CALL !addr	3 machine cycles	Mk I mode: 3 machine cycles, Mk II mode: 4 machine cycles		
	CALLF !faddr	2 machine cycles	Mk I mode: 2 machine cycles, Mk II mode: 3 machine cycles		
I/O port	CMOS input	8	8		
	CMOS input/output	16	20		
	Bit port output	8	0		
	N-ch open-drain input/output	8	4		
	Total	40	32		
LCD controller/driver		Segment selection: 24/28/32 segments (can be changed to CMOS input/output port in 4 time- unit; max. 8)	Segment selection: 16/20/24 segments (can be changed to CMOS input/output port in 4 time-unit; max. 8)		
		Display mode selection: static, 1/2 duty (1/2 bias), 1/3 duty (1/2 bias), 1/3 duty (1/3 bias) 1/4 duty (1/3 bias)		! bias), 1/3 duty (1/3 bias),	
		On-chip split resistor for LCD d mask option.	river can be specified by using	No on-chip split resistor for LCD driver	
Timer		3 channels • Basic interval timer: 1 channel • 8-bit timer/event counter: 1 channel • Watch timer: 1 channel	5 channels Basic interval timer/watchdog timer: 1 channel 8-bit timer/event counter: 3 channels (can be used as 16-bit timer/event counter) Watch timer: 1 channel		



	Parameter	μPD75308B	μPD753108	μPD75P3116	
Clock output (PCL)		Φ, 524, 262, 65.5 kHz (Main system clock: during 4.19-MHz operation)	 Φ, 524, 262, 65.5 kHz (Main system clock: during 4.19- Φ, 750, 375, 93.8 kHz (Main system clock: during 6.0-Main system) 		
BUZ output (BUZ)		2 kHz (Main system clock: during 4.19-MHz operation)	2, 4, 32 kHz (Main system clock: during 4.19-MHz operation or subsystem clock: during 32.768-kHz operation) 2.93, 5.86, 46.9 kHz (Main system clock: 6.0-MHz operation)		
Serial interface		3 modes are available • 3-wire serial I/O mode MSB/LSB can be selected for transfer first bit • 2-wire serial I/O mode • SBI mode		t bit	
SOS Feedback resistor cut flag (SOS.0)		None	Contained		
	Sub-oscillator current cut flag (SOS.1)	None	Contained		
Register	bank selection register (RBS)	None	Yes		
Standby i	release by INT0	Unavailable	Available		
Vectored	interrupt	External: 3, internal: 3	External: 3, internal: 5		
Supply vo	oltage	V _{DD} = 2.0 to 6.0 V	V _{DD} = 1.8 to 5.5 V		
Operating ambient temperature		T _A = -40 to +85 °C			
Package		80-pin plastic QFP (14 x 20 mm) 80-pin plastic QFP (14 x 14 mm) 80-pin plastic TQFP (Fine pitch) (12 x 12 mm)	64-pin plastic QFP (14 x 14 mm, 0 64-pin plastic QFP (12 x 12 mm, 0)		



APPENDIX B. DEVELOPMENT TOOLS

The following development tools are provided for system development using the $\mu PD753108$.

In the 75XL Series, the relocatable assembler which is common to the series is used in combination with the device file of each product.

Language processor

RA75X relocatable assembler	Host machine			Part number
	1103t macmine	os	Supply media	(product name)
	PC-9800 Series	MS-DOS™	3.5-inch 2HD	μS5A13RA75X
		Ver. 3.30 to Ver. 6.2 Note	5-inch 2HD	μS5A10RA75X
	IBM PC/AT™ and	Refer to	3.5-inch 2HC	μS7B13RA75X
	compatible machines	"OS for IBM PC"	5-inch 2HC	μS7B10RA75X

Device file	Host machine			Part number
	1 look madriire	os	Supply media	(product name)
	PC-9800 Series	MS-DOS	3.5-inch 2HD	μS5A13DF753108
		Ver. 3.30 to Ver. 6.2 Note	5-inch 2HD	μS5A10DF753108
	IBM PC/AT and	Refer to	3.5-inch 2HC	μS7B13DF753108
	compatible machines	"OS for IBM PC"	5-inch 2HC	μS7B10DF753108

Note Ver. 5.00 and later have the task swap function, but it cannot be used for this software.

Remark Operation of the assembler and the device file is guaranteed only on the above host machines and OSs.



PROM write tools

Hardware	PG-1500	PG-1500 is a PROM programmer which enables you to program single-chip microcontrollers including PROM by stand-alone or host machine operation by connecting an attached board and optional programmer adapter to PG-1500. It also enables you to program typical PROM devices of 256K bits to 4M bits.				
	PA-75P3116GC	PROM programmer adapter for the μ PD75P3116GC. Connect the programmer adapter to PG-1500 for use.				
	PA-75P3116GK	PROM programmer adapter for the μ PD75P3116GK. Connect the programmer adapter to PG-1500 for use.				
Software	PG-1500 controller	PG-1500 and a host machine are connected by serial and parallel interfaces and PG-1500 is controlled on the host machine.				
		Host machine			Part number	
		Host machine	os	Supply media	(product name)	
		PC-9800 Series	MS-DOS	3.5-inch 2HD	μS5A13PG1500	
		compatible machines	"OS for IBM PC"	5-inch 2HC	μS7B10PG1500	

Note Ver. 5.00 and later have the task swap function, but it cannot be used for this software.

Remark Operation of the PG-1500 controller is guaranteed only on the above host machines and OSs.



Debugging tool

The in-circuit emulators (IE-75000-R and IE-75001-R) are available as the program debugging tool for the μ PD753108.

The system configurations are described as follows.

Hardware	In-circuit emulator for debugging the hardware and software when developing systems that use the 75X Series and 75XL Series. When developing Subseries, the emulation board (IE-75300-R-EM) and emulation probe (EF or EP-753108GK-R) that are sold separately must be used with the IE-750 By connecting with the host machine and the PROM programmer, efficient be made. It contains the emulation board (IE-75000-R-EM) which is connected.					
	IE-75001-R	In-circuit emulator for debugging the hardware and software when developing the application systems that use the 75X Series and 75XL Series. When developing a μ PD75310 Subseries, the emulation board (IE-75300-R-EM) and emulation probe (EP-753108GC-or EP-753108GK-R) that are sold separately must be used with the IE-75001-R. It can debug the system efficiently by connecting the host machine and PROM programme				
	IE-75300-R-EM Emulation board for evaluating the application systems that use a μ PD753108 Substitution It must be used with the IE-75000-R or IE-75001-R.					
	EP-753108GC-R EV-9200GC-64	Emulation probe for the μPD753108GC. It must be connected to IE-75000-R (or IE-75001-R) and IE-75300-R-EM. It is supplied with the 64-pin conversion socket EV-9200GC-64 which facilitates connection to a target system.				
	EP-753108GK-R TGK-064SBW Note 2	Emulation probe for the μPD753108GK. It must be connected to the IE-75000-R (or IE-75001-R) and IE-75300-R-EM. It is supplied with the 64-pin conversion adapter TGK-064SBW which facilitates connection to a target system.				
Software	IE control program		-RorIE-75001-Rtoahos 5000-R or IE-75001-R	tmachine via RS-232-Ca on a host machine.	and Centronics interface	
		Host machine	Host machine OS Supply media			
		PC-9800 Series	MS-DOS	3.5-inch 2HD	μS5A13IE75X	
			Ver. 3.30 to Ver. 6.2 Note 3	5-inch 2HD	μS5A10IE75X	
		IBM PC/AT and	Refer to	3.5-inch 2HC	μS7B13IE75X	
		compatible machines	"OS for IBM PC"	5-inch 2HC	μS7B10IE75X	

Notes 1. Maintenance product.

- 2. This is a product of TOKYO ELETECH CORPORATION (Tokyo 03-5295-1661). For purchasing, contact an NEC sales representative.
- 3. Ver. 5.00 and later have the task swap function, but it cannot be used for this software.

Remarks 1. Operation of the IE control program is guaranteed only on the above host machines and OSs.

2. The μ PD753104, 753106, 753108 and 75P3116 are commonly referred to as the μ PD753108 Subseries.

*

OS for IBM PC

The following IBM PC OS's are supported.

os	Version
PC DOS™	Ver. 3.1 to Ver. 6.3 J6.1/V Note to J6.3/V Note
MS-DOS	Ver. 5.0 to Ver. 6.22 5.0/V Note to 6.2/V Note
IBM DOS™	J5.02/V Note

Note Only the English mode is supported.

Caution Ver. 5.0 and later have the task swap function, but it cannot be used for this software.



*** APPENDIX C. RELATED DOCUMENTS**

The related documents indicated in this publication may include preliminary versions. However, preliminary versions are not marked as such.

Device Related Documents

Document Name	Document No.	
Document Name	English	Japanese
μPD753104, 753106, 753108 Data Sheet	U10086E (This document)	U10086J
μPD75P3116 Data Sheet	U11369E	U11369J
μPD753108 User's Manual	U10890E	U10890J
μPD753108 Instruction Application Table	_	IEM-5600
75XL Series Selection Guide	U10453E	U10453J

Development Tool Related Documents

Document Name		Document No.		
		English	Japanese	
Hardware	Hardware IE-75000-R/IE-75001-R User's Manual IE-75300-R-EM User's Manual EP-753108GC/GK-R User's Manual		EEU-1416	EEU-846
			U11354E	U11354J
			EEU-1495	EEU-968
	PG-1500 User's Manual		EEU-1335	U11940J
Software	RA75X Assembler Package	Operation	EEU-1346	EEU-731
	User's Manual	Language	EEU-1363	EEU-730
	PG-1500 Controller User's Manual	PC-9800 Series (MS-DOS) base	EEU-1291	EEU-704
		IBM PC Series (PC DOS) base	U10540E	EEU-5008

Other Related Documents

Document Name	Document No.	
Document Name	English	Japanese
IC Package Manual	C10943X	
Semiconductor Device Mounting Technology Manual	C10535E	C10535J
Quality Grades on NEC Semiconductor Devices	C11531E	C11531J
NEC Semiconductor Device Reliability/Quality Control System	C10983E	C10983J
Electrostatic Discharge (ESD) Test	_	MEM-539
Guide to Quality Assurance for Semiconductor Devices	MEI-1202	C11893J
Microcomputer Product Series Guide	_	U11416J

Caution The above related documents are subject to change without notice. For design purpose, etc., be sure to use the latest documents.

NOTES FOR CMOS DEVICES—

(1) PRECAUTION AGAINST ESD FOR SEMICONDUCTORS

Note: Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

(2) HANDLING OF UNUSED INPUT PINS FOR CMOS

Note: No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS device behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

③ STATUS BEFORE INITIALIZATION OF MOS DEVICES

Note: Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.



Regional Information

Some information contained in this document may vary from country to country. Before using any NEC product in your application, please contact the NEC office in your country to obtain a list of authorized representatives and distributors. They will verify:

- · Device availability
- · Ordering information
- · Product release schedule
- · Availability of related technical literature
- Development environment specifications (for example, specifications for third-party tools and components, host computers, power plugs, AC supply voltages, and so forth)
- · Network requirements

In addition, trademarks, registered trademarks, export restrictions, and other legal issues may also vary from country to country.

NEC Electronics Inc. (U.S.)

Santa Clara, California Tel: 800-366-9782 Fax: 800-729-9288

NEC Electronics (Germany) GmbH

Duesseldorf, Germany Tel: 0211-65 03 02 Fax: 0211-65 03 490

NEC Electronics (UK) Ltd.

Milton Keynes, UK Tel: 01908-691-133 Fax: 01908-670-290

NEC Electronics Italiana s.r.1.

Milano, Italy Tel: 02-66 75 41 Fax: 02-66 75 42 99

NEC Electronics (Germany) GmbH

Benelux Office Eindhoven, The Netherlands Tel: 040-2445845 Fax: 040-2444580

NEC Electronics (France) S.A.

Velizy-Villacoublay, France Tel: 01-30-67 58 00 Fax: 01-30-67 58 99

NEC Electronics (France) S.A.

Spain Office Madrid, Spain Tel: 01-504-2787 Fax: 01-504-2860

NEC Electronics (Germany) GmbH

Scandinavia Office Taeby, Sweden Tel: 08-63 80 820 Fax: 08-63 80 388

NEC Electronics Hong Kong Ltd.

Hong Kong Tel: 2886-9318 Fax: 2886-9022/9044

NEC Electronics Hong Kong Ltd.

Seoul Branch Seoul, Korea Tel: 02-528-0303 Fax: 02-528-4411

NEC Electronics Singapore Pte. Ltd.

United Square, Singapore 1130

Tel: 253-8311 Fax: 250-3583

NEC Electronics Taiwan Ltd.

Taipei, Taiwan Tel: 02-719-2377 Fax: 02-719-5951

NEC do Brasil S.A.

Sao Paulo-SP, Brasil Tel: 011-889-1680 Fax: 011-889-1689

J96. 8

MS-DOS is either a registered trademark or a trademark of Microsoft Corporation in the United States and/ or other countries.

IBM DOS, PC/AT, and PC DOS are trademarks of International Business Machines Corporation.

The export of this product from Japan is regulated by the Japanese government. To export this product may be prohibited without governmental license, the need for which must be judged by the customer. The export or re-export of this product from a country other than Japan may also be prohibited without a license from that country. Please call an NEC sales representative.

No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Corporation. NEC Corporation assumes no responsibility for any errors which may appear in this document.

NEC Corporation does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from use of a device described herein or any other liability arising from use of such device. No license, either express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Corporation or others.

While NEC Corporation has been making continuous effort to enhance the reliability of its semiconductor devices, the possibility of defects cannot be eliminated entirely. To minimize risks of damage or injury to persons or property arising from a defect in an NEC semiconductor device, customers must incorporate sufficient safety measures in its design, such as redundancy, fire-containment, and anti-failure features.

NEC devices are classified into the following three quality grades:

"Standard", "Special", and "Specific". The Specific quality grade applies only to devices developed based on a customer designated "quality assurance program" for a specific application. The recommended applications of a device depend on its quality grade, as indicated below. Customers must check the quality grade of each device before using it in a particular application.

Standard: Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots

Special: Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)

Specific: Aircrafts, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems or medical equipment for life support, etc.

The quality grade of NEC devices is "Standard" unless otherwise specified in NEC's Data Sheets or Data Books. If customers intend to use NEC devices for applications other than those specified for Standard quality grade, they should contact an NEC sales representative in advance.

Anti-radioactive design is not implemented in this product.