

Data sheet acquired from Harris Semiconductor SCHS127

February 1998

High Speed CMOS Logic Hex Inverter

Features

- Typical Propagation Delay: 6ns at V_{CC} = 5V, $C_L = 15pF$, $T_A = 25^{\circ}C$, Fastest Part in QMOS Line
- Wide Operating Temperature Range . . . -55°C to 125°C
- Balanced Propagation Delay and Transition Times
- Significant Power Reduction Compared to LSTTL Logic ICs
- HCU Types
 - 2V to 6V Operation
 - High Noise Immunity: N_{IL} = 20%, N_{IH} = 30% of V_{CC} at $V_{CC} = 5V$
- CMOS Input Compatibility, $I_I \le 1\mu A$ at V_{OL} , V_{OH}

Description

The Harris CD74HCU04 unbuffered hex inverter utilizes silicongate CMOS technology to achieve operation speeds similar to LSTTL gates with the low power consumption of standard CMOS integrated circuits. These devices are especially useful in crystal oscillator and analog applications. Figures 10 and 11 are supplied as design information for the above applications.


Ordering Information

PART NUMBER	TEMP. RANGE (°C)	PACKAGE	PKG. NO.	
CD74HCU04E	-55 to 125	14 Ld PDIP	E14.3	
CD74HCU04M	-55 to 125	14 Ld SOIC	M14.15	


NOTES:

- 1. When ordering, use the entire part number. Add the suffix 96 to obtain the variant in the tape and reel.
- 2. Wafer or die for this part number is available which meets all electrical specifications. Please contact your local sales office or Harris customer service for ordering information.

Pinout




Functional Diagram



Logic Symbol



Schematic Diagram



Absolute Maximum Ratings

DC Supply Voltage, V _{CC}
Voltages Referenced to Ground0.5V to +7V
DC Input Diode Current, I _{IK}
For $V_I < -0.5V$ or $V_I > V_{CC} + 0.5V$
DC Output Diode Current, I _{OK}
For $V_O < -0.5V$ or $V_O > V_{CC} + 0.5V$
DC Drain Current, per Output, I _O
For $V_O > -0.5V$ or $V_O < V_{CC} + 0.5V$
DC V _{CC} or Ground Current, I _{CC}

Thermal Information

Operating Conditions

Temperature Range T_A 55°C to 125°C
Supply Voltage Range, V _{CC} 2V to 6V
DC Input or Output Voltage, $V_I, V_O \dots 0V$ to V_{CC}
Input Rise and Fall Time
2V
4.5V 500ns (Max)
6V

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTE

3. θ_{JA} is measured with the component mounted on an evaluation PC board in free air.

DC Electrical Specifications

		TEST CONDITIONS			25°C		-40°C T	O +85°C	-55°C T		
PARAMETER	SYMBOL	V _I (V)	I _O (mA)	v _{cc} (v)	MIN	MAX	MIN	MAX	MIN	MAX	UNITS
High Level Input Voltage	V _{IH}	-	-	2	1.7	-	1.7	-	1.7	-	V
				4.5	3.6	-	3.6	-	3.6	-	V
				6	4.8	-	4.8	-	4.8	-	V
Low Level Input	V _{IL}	-	-	2	-	0.3	-	0.3	-	0.3	V
Voltage				4.5	=	0.8	-	0.8	-	0.8	V
				6	-	1.1	-	1.1	-	1.1	V
High Level Output Voltage CMOS Loads	V _{OH}	V _{IH} or V _{IL}	-0.02	2	1.8	-	1.8	-	1.8	-	V
			-0.02	4.5	4	-	4	-	4	-	V
			-0.02	6	5.5	-	5.5	-	5.5	-	V
High Level Output Voltage TTL Loads	1	V _{CC} or GND	-4	4.5	3.98	-	3.84	-	3.7	-	V
			-5.2	6	5.48	-	5.34	-	5.2	-	V
Low Level Output Voltage CMOS Loads	V _{OL}	V _{IH} or V _{IL}	0.02	2	-	0.2	-	0.2	-	0.2	V
			0.02	4.5	-	0.5	-	0.5	-	0.5	V
			0.02	6	-	0.5	-	0.5	-	0.5	V
Low Level Output Voltage TTL Loads	1		4	4.5	-	0.26	-	0.33	-	0.4	V
		V _{CC} or GND	5.2	6	-	0.26	-	0.33	-	0.4	V
Input Leakage Current	II	V _{CC} or GND	-	6	-	±0.1	-	±1	-	±1	μА
Quiescent Device Current	Icc	V _{CC} or GND	0	6	-	2	-	20	-	40	μА

Switching Specifications Input t_r , $t_f = 6ns$

	SYMBOL	TEST CONDITIONS	V _{CC} (V)	25°C		-40°C TO 85°C		-55°C TO 125°C			
PARAMETER				MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNITS
Propagation Delay, Input to Output Y (Figure 1)	t _{PLH} , t _{PHL}	C _L = 50pF	2	-	-	70	-	90	-	105	ns
		C _L = 50pF	4.5	-	-	14	-	18	-	21	ns
		C _L = 15pF	5	-	5	-	-	-	-	-	ns
		C _L = 50pF	6	-	-	12	-	15	-	18	ns
Transition Times (Figure 1)	t _{TLH} , t _{THL}	C _L = 50pF	2	-	-	75	-	95	18	110	ns
			4.5	-	-	15	-	19	-	22	ns
			6	-	-	13	-	16	-	19	ns
Input Capacitance	Cl	-	See Figure 3								pF
Power Dissipation Capacitance (Notes 4, 5)	C _{PD}	-	5	-	14	=	-	-	-	-	pF

NOTES:

- 4. $\ensuremath{\text{C}_{\text{PD}}}$ is used to determine the dynamic power consumption, per inverter.
- 5. $P_D = V_{CC}^2 f_i (C_{PD} + C_L)$ where f_i = input frequency, C_L = output load capacitance, V_{CC} = supply voltage.

Test Circuits and Waveforms




FIGURE 1. HC AND HCU TRANSITION TIMES AND PROPAGATION DELAY TIMES, COMBINATION LOGIC

Typical Performance Curves




FIGURE 2. TYPICAL INVERTER SUPPLY CURRENT AS FUNCTION OF INPUT VOLTAGE

Typical Performance Curves (Continued)




FIGURE 3. INPUT CAPACITNCE AS A FUNCTION OF INPUT VOLTAGE

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated