SIEMENS

256 MBit Synchronous DRAM

HYB 39S256400/800/160T

Preliminary Information

• High Performance:

-8	-8B	-10	Units
125	100	100	MHz
8	10	10	ns
6	6	7	ns
10	12	15	ns
6	7	8	ns
	125 8 6 10	125 100 8 10 6 6 10 12	125 100 100 8 10 10 6 6 7 10 12 15

- Fully Synchronous to Positive Clock Edge
- 0 to 70 ℃ operating temperature
- Four Banks controlled by BA0 & BA1
- Programmable CAS Latency: 2, 3, 4
- Programmable Wrap Sequence: Sequential or Interleave
- Programmable Burst Length: 1, 2, 4, 8

- Multiple Burst Read with Single Write
 Operation
- Automatic and Controlled Precharge Command
- Data Mask for Read/Write control (×4, ×8)
- Data Mask for byte control (×16)
- Auto Refresh (CBR) and Self Refresh
- Suspend Mode and Power Down Mode
- 8192 refresh cycles/64 ms 7,8 μ
- Random Column Address every CLK (1-N Rule)
- Single 3.3 V \pm 0.3 V Power Supply
- LVTTL Interface versions
- Plastic Packages: P-TSOPII-54 400mil width (×4, ×8, ×16)
- -8 part for PC100 2-2-2 operation
 -8B part for PC100 3-2-3 operation
 -10 part for PC66 2-2-2 operation

The HYB 39S256400/800/160T are four bank Synchronous DRAM's organized as 4 banks \times 16 MBit \times 4, 4 banks \times 8 MBit \times 8 and 4 banks \times 4 MBit \times 16 respectively. These synchronous devices achieve high speed data transfer rates for CAS latencies by employing a chip architecture that prefetches multiple bits and then synchronizes the output data to a system clock. The chip is fabricated with SIEMENS' advanced 256 MBit DRAM process technology.

The device is designed to comply with all JEDEC standards set for synchronous DRAM products, both electrically and mechanically. All of the control, address, data input and output circuits are synchronized with the positive edge of an externally supplied clock.

Operating the four memory banks in an interleave fashion allows random access operation to occur at higher rate than is possible with standard DRAMs. A sequential and gapless data rate of is possible depending on burst length, \overline{CAS} latency and speed grade of the device.

Auto Refresh (CBR) and Self Refresh operation are supported. These devices operates with a single 3.3 V \pm 0.3 V power supply and are available in TSOPII packages.


Ordering Information

Туре	Ordering Code	Package	Description
LVTTL-Version	l		
HYB 39S256400T-8	on request	P-TSOP-54-2 400 mil	125 MHz 4B × 16 M × 4 SDRAM PC100-222-620
HYB 39S256400T-8B	on request	P-TSOP-54-2 400 mil	100 MHz 4B × 16 M × 4 SDRAM PC100-323-620
HYB 39S256400T-10	on request	P-TSOP-54-2 400 mil	66 MHz 4B × 16 M × 4 SDRAM PC66-222-820
HYB 39S256800T-8	on request	P-TSOP-54-2 400 mil	125 MHz 4B × 8 M × 8 SDRAM PC100-222-620
HYB 39S256800T-8B	on request	P-TSOP-54-2 400 mil	100 MHz 4B × 8 M × 8 SDRAM PC100-323-620
HYB 39S256800T-10	on request	P-TSOP-54-2 400 mil	66 MHz 4B × 8 M × 8 SDRAM PC66-222-820
HYB 39S256800T-8	on request	P-TSOP-54-2 400 mil	125 MHz 4B × 4 M × 16 SDRAM PC100-222-620
HYB 39S256800T-8B	on request	P-TSOP-54-2 400 mil	100 MHz 4B × 4 M × 16 SDRAM PC100-323-620
HYB 39S256800T-10	on request	P-TSOP-54-2 400 mil	66 MHz 4B × 4 M × 16 SDRAM PC66-222-820


Pin Description and Pinouts

CLK	Clock Input	DQ	Data Input/Output
CKE	Clock Enable	DQM, LDQM, UDQM	Data Mask
CS	Chip Select	V _{DD}	Power (+ 3.3 V)
RAS	Row Address Strobe	V _{SS}	Ground
CAS	Column Address Strobe	V _{DDQ}	Power for DQ's (+ 3.3 V)
WE	Write Enable	V _{SSQ}	Ground for DQ's
A0 - A12	Address Inputs	NC	Not Connected
BA0, BA1	Bank Select		


SIEMENS




Pin Configuration for \times 4, \times 8 & \times 16 organized 256 M-DRAMs



Block Diagram for 64 M \times 4 SDRAM (13/11/2 addressing)



Block Diagram for 32 M \times 8 SDRAM (13/10/2 addressing)



Block Diagram for 16 M × 16 SDRAM (13/9/2 addressing)

Signal Pin Description

Pin	Туре	Signal	Polarity	Function
CLK	Input	Pulse	Positive Edge	The system clock input. All of the SDRAM inputs are sampled on the rising edge of the clock.
CKE	Input	Level	Active High	Activates the CLK signal when high and deactivates the CLK signal when low, thereby initiates either the Power Down mode, Suspend mode, or the Self Refresh mode.
<u>CS</u>	Input	Pulse	Active Low	$\overline{\text{CS}}$ enables the command decoder when low and disables the command decoder when high. When the command decoder is disabled, new commands are ignored but previous operations continue.
RAS CAS WE	Input	Pulse	Active Low	When sampled at the positive rising edge of the clock, \overline{CAS} , \overline{RAS} , and \overline{WE} define the command to be executed by the SDRAM.
A0 - A12	Input	Level	_	During a Bank Activate command cycle, A0 - A12 defines the row address (RA0 - RA12) when sampled at the rising clock edge. During a Read or Write command cycle, A0 - An defines the column address (CA0 - CAn) when sampled at the rising clock edge. CAn depends from the SDRAM organization: $64M \times 4$ SDRAM CAn = CA9, CA11 (Page Length = 2048 bits) $32M \times 8$ SDRAM CAn = CA9 (Page Length = 1024 bits) $16M \times 16$ SDRAM CAn = CA8 (Page Length = 512 bits) In addition to the column address, A10 (= AP) is used to invoke autoprecharge operation at the end of the burst read or write cycle. If A10 is high, autoprecharge is selected and BA0, BA1 defines the bank to be precharged. If A10 is low, autoprecharge is disabled. During a Precharge command cycle, A10 (= AP) is used in conjunction with BA0 and BA1 to control which bank(s) to precharge. If A10 is high, all four banks will be precharged regardless of the state of BA0 and BA1. If A10 is low, then BA0 and BA1 are used to define which bank to precharge.
BA0 BA1	Input	Level	-	Bank Select (BS) Inputs. Selects which bank is to be active.
DQx	Input Out- put	Level	_	Data Input/Output pins operate in the same manner as on conventional DRAMs.

Signal Pin Description

Pin	Туре	Signal	Polarity	Function
DQM LDQM UDQM	Input	Pulse	Active High	The Data Input/Output mask places the DQ buffers in a high impedance state when sampled high. In Read mode, DQM has a latency of two clock cycles and controls the output buffers like an output enable. In Write mode, DQM has a latency of zero and operates as a word mask by allowing input data to be written if it is low but blocks the write operation if DQM is high. One DQM input it present in ×4 and ×8 SDRAMs, LDQM and UDQM controls the lower and upper bytes in ×16 SDRAMs.
$\overline{V_{\text{DD}}}, V_{\text{SS}}$	Supply	-	_	Power and ground for the input buffers and the core logic.
$V_{DDQ} V_{SSQ}$	Supply	_	_	Isolated power supply and ground for the output buffers to provide improved noise immunity.

Operation Definition

All of SDRAM operations are defined by states of control signals \overline{CS} , \overline{RAS} , \overline{CAS} , \overline{WE} , and DQM at the positive edge of the clock. The following list shows the truth table for the operation commands.


Operation	Device State	CKE n-1	CKE n	DQM	BS0 BS1	AP = A10	Addr	CS	RAS	CAS	WE
Bank Active	Idle ³	н	Х	Х	V	V	V	L	L	Н	Н
Bank Precharge	Any	н	Х	Х	V	L	Х	L	L	Н	L
Precharge All	Any	н	Х	Х	Х	н	Х	L	L	Н	L
Write	Active ³	н	Х	Х	V	L	V	L	н	L	L
Write with Auto Precharge	Active ³	н	Х	Х	V	н	V	L	н	L	L
Read	Active ³	н	Х	Х	V	L	V	L	н	L	Н
Read with Auto Precharge	Active ³	н	Х	Х	V	н	V	L	н	L	н
Mode Register Set	Idle	н	Х	Х	V	V	V	L	L	L	L
No Operation	Any	н	Х	Х	Х	Х	Х	L	н	Н	Н
Burst Stop	Active ⁴	н	Х	Х	Х	Х	Х	L	н	Н	L
Device Deselect	Any	н	Х	Х	Х	Х	Х	Н	Х	Х	Х
Auto Refresh	Idle	н	н	Х	Х	Х	Х	L	L	L	Н
Self Refresh Entry	Idle	н	L	Х	Х	Х	Х	L	L	L	Н
Self Refresh Exit	Idle							Н	Х	Х	Х
	(Self Refr.)		H	Х	X	X	Х	L	Н	Н	Х
Clock Suspend Entry	Active	н	L	Х	Х	Х	Х	Х	Х	Х	Х
Power Down Entry	Idle							Н	Х	Х	Х
(Precharge or active standby)	Active ⁵	H	L	X	X	X	X	L	Н	Н	Х
Clock Suspend Exit	Active	L	н	Х	Х	Х	Х	Х	Х	Х	Х
Power Down Exit	Any							Н	Х	Х	Х
	(Power Down)	L	H	X	X	X	X	L	Н	Н	L
Data Write/Output Enable	Active	н	Х	L	Х	Х	Х	Х	Х	Х	Х
Data Write/Output Disable	Active	Н	Х	Н	Х	Х	Х	Х	Х	Х	Х

Notes

1. V = Valid, X = Don't Care, L = Low Level, H = High Level.

- 2. CKEn signal is input level when commands are provided, CKEn-1 signal is input level one clock before the commands are provided.
- 3. This is the state of the banks designated by BS0, BS1 signals.
- 4. Device state is Full Page Burst operation.
- 5. Power Down Mode can not entry in the burst cycle. When this command assert in the burst mode cycle device is clock suspend mode.

SIEMENS



Address Input for Mode Set (Mode Register Operation)

Power On and Initialization

The default power on state of the mode register is supplier specific and may be undefined. The following power on and initialization sequence guarantees the device is preconditioned to each users specific needs. Like a conventional DRAM, the Synchronous DRAM must be powered up and initialized in a predefined manner. During power on, all V_{DD} and V_{DDQ} pins must be built up simultaneously to the specified voltage when the input signals are held in the "NOP" state. The power on voltage must not exceed V_{DD} + 0.3 V on any of the input pins or V_{DD} supplies. The CLK signal must be started at the same time. After power on, an initial pause of 200 µs is required followed by a precharge of both banks using the precharge command. To prevent data contention on the DQ bus during power on, it is required that the DQM and CKE pins be held high during the initial pause period. Once all banks have been precharged, the Mode Register Set Command must be issued to initialize the Mode Register. A minimum of eight Auto Refresh cycles (CBR) are also required. These may be done before or after programming the Mode Register. Failure to follow these steps may lead to unpredictable start-up modes.

Programming the Mode Register

The Mode register designates the operation mode at the read or write cycle. This register is divided into 4 fields. A Burst Length field to set the length of the burst, an Addressing Selection bit to program the column access sequence in a burst cycle (interleaved or sequential), a CAS Latency field to set the access time at clock cycle and a Operation mode field to differentiate between normal operation (burst read and burst write) and a special burst read and single write mode. The mode set operation must be done before any activate command after the initial power up. Any content of the mode register can be altered by re-executing the mode set command. All banks must be in precharged state and CKE must be high at least one clock before the mode set operation. After the mode register is set, a Standby or NOP command is required. Low signals of RAS, CAS, and WE at the positive edge of the clock activate the mode set operation. Address input data at this timing defines parameters to be set as shown in the previous table.

Read and Write Operation

When \overline{RAS} is low and both \overline{CAS} and \overline{WE} are high at the positive edge of the clock, a \overline{RAS} cycle starts. According to address data, a word line of the selected bank is activated and all of sense amplifiers associated to the wordline are set. A \overline{CAS} cycle is triggered by setting \overline{RAS} high and \overline{CAS} low at a clock timing after a necessary delay, t_{RCD} , from the \overline{RAS} timing. \overline{WE} is used to define either a read ($\overline{WE} = H$) or a write ($\overline{WE} = L$) at this stage.

SDRAM provides a wide variety of fast access modes. In a single \overline{CAS} cycle, serial data read or write operations are allowed at up to a 143 MHz data rate. The numbers of serial data bits are the burst length programmed at the mode set operation, i.e., one of 1, 2, 4, 8 and full page. Column addresses are segmented by the burst length and serial data accesses are done within this boundary. The first column address to be accessed is supplied at the \overline{CAS} timing and the subsequent addresses are generated automatically by the programmed burst length and its sequence. For example, in a burst length of 8 with interleave sequence, if the first address is '2', then the rest of the burst sequence is 3, 0, 1, 6, 7, 4, and 5.

Full page burst operation is only possible using the sequential burst type and page length is a function of the I/O organization and column addressing. Full page burst operation do not self

terminate once the burst length has been reached. In other words, unlike burst length of 2, 3 or 8, full page burst continues until it is terminated using another command.

Similar to the page mode of conventional DRAM's, burst read or write accesses on any column address are possible once the RAS cycle latches the sense amplifiers. The maximum t_{RAS} or the refresh interval time limits the number of random column accesses. A new burst access can be done even before the previous burst ends. The interrupt operation at every clock cycle is supported. When the previous burst is interrupted, the remaining addresses are overridden by the new address with the full burst length. An interrupt which accompanies an operation change from a read to a write is possible by exploiting DQM to avoid bus contention.

When two or more banks are activated sequentially, interleaved bank read or write operations are possible. With the programmed burst length, alternate access and precharge operations on two or more banks can realize fast serial data access modes among many different pages. Once two or more banks are activated, column to column interleave operation can be done between different pages.

Burst Length	Starting Address (A2 A1 A0)	Sequential Burst Addressing (decimal)				Interleave Burst Addressing (decimal)											
2	xx0		0, 1					0, 1									
	xx1		1, 0				1, 0										
4	x00		0, 1, 2, 3							C), 1,	2, 3	3				
	x01		1, 2, 3, 0				1, 0, 3, 2										
	x10		2, 3, 0, 1			2, 3, 0, 1											
	x11			3	, 0,	1, 2					3, 2, 1, 0						
8	000	0	1	2	3	4	5	6	7	0	1	2	3	4	5	6	7
	001	1	2	3	4	5	6	7	0	1	0	3	2	5	4	7	6
	010	2	3	4	5	6	7	0	1	2	3	0	1	6	7	4	5
	011	3	4	5	6	7	0	1	2	3	2	1	0	7	6	5	4
	100	4	5	6	7	0	1	2	3	4	5	6	7	0	1	2	3
	101	5	6	7	0	1	2	3	4	5	4	7	6	1	0	3	2
	110	6	7	0	1	2	3	4	5	6	7	4	5	2	3	0	1
	111	7	0	1	2	3	4	5	6	7	6	5	4	3	2	1	0

Burst Length and Sequence

Refresh Mode

SDRAM has two refresh modes, Auto Refresh and Self Refresh. Auto Refresh is similar to the \overline{CAS} -before- \overline{RAS} refresh of conventional DRAMs. All of banks must be precharged before applying any refresh mode. An on-chip address counter increments the word and the bank addresses and no bank information is required for both refresh modes.

The chip enters the Auto Refresh mode, when \overline{RAS} and \overline{CAS} are held low and CKE and \overline{WE} are held high at a clock timing. The mode restores word line after the refresh and no external precharge command is necessary. A minimum t_{RC} time is required between two automatic refreshes in a burst refresh mode. The same rule applies to any access command after the automatic refresh operation.

The chip has an on-chip timer and the Self Refresh mode is available. It enters the mode when \overline{RAS} , \overline{CAS} , and CKE are low and \overline{WE} is high at a clock timing. All of external control signals including the clock are disabled. Returning CKE to high enables the clock and initiates the refresh exit operation. After the exit command, at least one t_{RC} delay is required prior to any access command.

DQM Function

DQM has two functions for data I/O read and write operations. During reads, when it turns to "high" at a clock timing, data outputs are disabled and become high impedance after two clock delay (DQM Data Disable Latency t_{DQZ}). It also provides a data mask function for writes. When DQM is activated, the write operation at the next clock is prohibited (DQM Write Mask Latency t_{DQW} = zero clocks).

Suspend Mode

During normal access mode, CKE is held high enabling the clock. When CKE is low, it freezes the internal clock and extends data read and write operations. One clock delay is required for mode entry and exit (Clock Suspend Latency t_{CSL}).

Power Down

In order to reduce standby power consumption, a power down mode is available. All banks must be precharged and the necessary Precharge delay (t_{RP}) must occur before the SDRAM can enter the Power Down mode. Once the Power Down mode is initiated by holding CKE low, all of the receiver circuits except CLK and CKE are gated off. The Power Down mode does not perform any refresh operations, therefore the device can't remain in Power Down mode longer than the Refresh period (t_{REF}) of the device. Exit from this mode is performed by taking CKE "high". One clock delay is required for mode entry and exit.

Auto Precharge

Two methods are available to precharge SDRAMs. In an automatic precharge mode, the \overline{CAS} timing accepts one extra address, CA10, to determine whether the chip restores or not after the operation. If CA10 is high when a Read Command is issued, the **Read with Auto-Precharge** function is initiated. The SDRAM automatically enters the precharge operation one clock before the last data out for \overline{CAS} latencies 2, two clocks for \overline{CAS} latencies 3 and three clocks for \overline{CAS} latencies 4. If CAS10 is high when a Write Command is issued, the **Write with Auto-Precharge** function is initiated. The SDRAM automatically enters the precharge operation a time delay equal to t_{WR} (Write recovery time) after the last data in.

Precharge Command

There is also a separate precharge command available. When RAS and WE are low and CAS is high at a clock timing, it triggers the precharge operation. Three address bits, BA0, BA1 and A10 are used to define banks as shown in the following list. The precharge command can be imposed one clock before the last data out for CAS latency = 2, two clocks before the last data out for CAS latency = 3 and three clocks before the last data out for CAS latency = 4. Writes require a time delay t_{WR} from the last data out to apply the precharge command.

Bank Selection by Address Bits

A10	BA0	BA1	
0	0	0	Bank 0
0	0	1	Bank 1
0	1	0	Bank 2
0	1	1	Bank 3
1	х	х	all Banks

Burst Termination

Once a burst read or write operation has been initiated, there are several methods in which to terminate the burst operation prematurely. These methods include using another Read or Write command to interrupt an existing burst operation, use a Precharge command to interrupt a burst cycle and close the active bank, or using the Burst Stop command to terminate the existing burst operation but leave the bank open for future Read or Write commands to the same page of the active bank. When interrupting a burst with another Read or Write command care must be taken to avoid DQ contention. The Burst Stop command, however, has the fewest restrictions making it the easiest method to use when terminating a burst operation before it has been completed. If a Burst Stop command is issued during a burst write operation, then any residual data from the burst write cycle will be ignored. Data that is presented on the DQ pins before the Burst Stop command is registered will be written to the memory.

Absolute Maximum Ratings

Operating temperature range	0 to + 70 °C
Storage temperature range	– 55 to + 150 °C
Input/output voltage	– 0.3 to $V_{\rm CC}$ + 0.3 V
Power supply voltage V_{DD} / V_{DDQ}	– 0.3 to + 4.6 V
Power dissipation	1 W
Data out current (short circuit)	50 mA

Note: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage of the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Recommended Operation and Characteristics for LV-TTL Versions

Parameter	Symbol	Lim	nit Values	Unit	Notes
		min.	max.		
Input high voltage	V _{IH}	2.0	V _{CC} + 0.3	V	1, 2
Input low voltage	V_{IL}	- 0.3	0.8	V	1, 2
Output high voltage ($I_{OUT} = -2.0 \text{ mA}$)	V _{OH}	2.4	_	V	3
Output low voltage (I_{OUT} = 2.0 mA)	V _{OL}	-	0.4	V	3
Input leakage current, any input (0 V < V_{IN} < V_{DDQ} , all other inputs = 0 V)	I _{I(L)}	- 5	5	μA	
Output leakage current (DQ is disabled, 0 V < V_{OUT} < V_{CC})	I _{O(L)}	- 5	5	μA	

 $T_{\rm A}$ = 0 to 70 °C; $V_{\rm SS}$ = 0 V; $V_{\rm DD}$, $V_{\rm DDQ}$ = 3.3 V ± 0.3 V

Notes

- 1. All voltages are referenced to $V_{\rm SS}$.
- 2. V_{IH} may overshoot to V_{CC} + 2.0 V for pulse width of < 4ns with 3.3V. V_{IL} may undershoot to -2.0 V for pulse width < 4.0 ns with 3.3 V. Pulse width measured at 50% points with amplitude measured peak to DC reference.

Capacitance

 $T_{\rm A}$ = 0 to 70 °C; $V_{\rm DD}$ = 3.3 V ± 0.3 V, f = 1 MHz

Parameter	Symbol	V	alues	Unit
		min.	max.	
Input capacitance (CLK)	C _{I1}	2.5	4.0	pF
Input capacitance (A0 - A12, BA0, BA1, \overline{RAS} , \overline{CAS} , \overline{WE} , \overline{CS} , CKE, DQM)	C _{l2}	2.5	5.0	pF
Input/Output capacitance (DQ)	C _{IO}	4.0	6.5	pF

Operating Currents

 $T_{\rm A}$ = 0 to 70 °C, $V_{\rm DD}$ = 3.3 V ± 0.3 V (Recommended Operating Conditions unless otherwise noted)

Parameter & Test Condition		Symbol	-8/-8B	-10	Unit	Note
			max.			
Operating current $t_{\rm RC} = t_{\rm RCMIN.}, t_{\rm CK} = t_{\rm CKMIN.}$		I _{CC1}				3
Outputs Open, Burst Lengt = 4, CL = 3 All banks operated in random access All banks operated in ping-pong manner to maximize gapless data access		x4 x8 x16	210 210 210	165 165 165	mA mA mA	
Precharge standby current in Power Down Mode $\overline{CS} = V_{IH(MIN.)}$, CKE $\leq V_{IL(MAX.)}$	$t_{\rm CK}$ = min.	I _{CC2P}	2	2	mA	3
Precharge standby current in Non-Power Down Mode $\overline{CS} = V_{IH(MIN.)}$, CKE $\leq V_{IH(MAX.)}$	$t_{\rm CK}$ = min.	I _{CC2N}	19	16	mA	3
No operating current	$CKE \ge V_{IH(MIN.)}$	I _{CC3N}	45	40	mA	3
$t_{CK} = \min., \overline{CS} = V_{IH(MIN.)},$ active state (max. 4 banks)	$CKE \leq V_{IL(MAX.)}$	I _{CC3P}	10	10	mA	3
Burst operating current $t_{CK} = min.$, Read command cycling		<i>I</i> _{CC4} x4 x8 x16	210 210 210	165 165 165	mA mA mA	3, 4
Auto refresh current $t_{CK} = min.,$ Auto Refresh command cycling		I _{CC5}	240	195	mA	3
Self refresh current Self Refresh Mode, CKE = 0.2 V		I _{CC6}	2.5	2.5	mA	3

Notes

- 3. These parameters depend on the cycle rate. These values are measured at 100 MHz for -8 and at 66 MHz for -10 parts. Input signals are changed once during t_{CK} , excepts for ICC6 and for standby currents when t_{CK} = infinity.
- 4. These parameters are measured with continuous data stream during read access and all DQ toggling. CL = 3 and BL = 4 is assumed and the V_{DDQ} current is excluded.

AC Characteristics ^{1, 2, 3}

 $T_{\rm A}$ = 0 to 70 °C; $V_{\rm SS}$ = 0 V; $V_{\rm DD}$ = 3.3 V \pm 0.3 V, $t_{\rm T}$ = 1 ns

Parameter	Symb.			Limit \	Values	Unit	Note		
		-8		-8B		-10			
		min.	max.	min.	max.	min.	max.		

Clock and Clock Enable

Clock Cycle Time									
\overline{CAS} Latency = 3	t _{CK}	8	-	10	-	10	-	ns	
\overline{CAS} Latency = 2		10	-	12	-	15	-	ns	
Clock Frequency									
\overline{CAS} Latency = 3	t _{CK}	-	125		100	_	100	MHz	
\overline{CAS} Latency = 2		-	100		83	-	66	MHz	
Access Time from Clock									2, 4
\overline{CAS} Latency = 3	t _{AC}	_	6		6	_	7	ns	
\overline{CAS} Latency = 2		-	6		7	-	8	ns	
Clock High Pulse Width	t _{CH}	3	_	3	-	3	_	ns	
Clock Low Pulse Width	t _{CL}	3	_	3	-	3	-	ns	
Transition time	t _T	0.5	10	0.5	10	0.5	10	ns	

Setup and Hold Times

Input Setup Time	t _{IS}	2	_	2	_	2.5	_	ns	5
Input Hold Time	t _{IH}	1	_	1	_	1	_	ns	5
CKE Setup Time	t _{CKS}	2	_	2	_	2.5	_	ns	5
CKE Hold Time	t _{CKH}	1	_	1	_	1	_	ns	5
Mode Register Setup time	t _{RSC}	16	_	20	_	20	_	ns	
Power Down Mode Entry Time	t _{SB}	0	8	0	10	0	10	ns	

Common Parameters

Row to Column Delay Time	t _{RCD}	20	-	20	-	30	-	ns	6
Row Precharge Time	t _{RP}	20	-	30	-	30	-	ns	6
Row Active Time	t _{RAS}	50	100k	60	100k	60	100k	ns	6
Row Cycle Time	t _{RC}	70	-	80	-	90	-	ns	6
Activate (a) to Activate (b) Command period	t _{RRD}	16	-	20	-	20	-	ns	6
CAS (a) to CAS (b) Command period	t _{CCD}	1	-	1	-	1	-	CLK	

AC Characteristics ^{1, 2, 3} (cont'd)

 $T_{\rm A}$ = 0 to 70 °C; $V_{\rm SS}$ = 0 V; $V_{\rm DD}$ = 3.3 V ± 0.3 V, $t_{\rm T}$ = 1 ns

Parameter	Symb.			Limit '	Values			Unit	Note
		-	8	-8	BB		10		
		min.	max.	min.	max.	min.	max.		

Refresh Cycle

Refresh Period (8192 cycles)	t _{REF}	_	64	-	64	_	64	ms	
Self Refresh Exit time	t _{SREX}	10	_	10	-	10	_	ns	

Read Cycle

Data Out Hold time	t _{OH}	3	_	3	-	3	-	ns	2
Data Out to Low Impedance time	t _{LZ}	0	_	0	_	0	_	ns	
Data Out to High Impedance time	t _{HZ}	3	8	3	10	3	10	ns	8
DQM Data Out Disable latency	t _{DQZ}	-	2	_	2	_	2	CLK	

Write Cycle

Data Input to Precharge	t _{WR}	2	_	2	_	2	_	CLK	
DQM Write Mask Latency	t _{DQW}	0	_	0	_	0	_	CLK	

Notes for AC Parameters

- 1. For proper power-up see the operation section of this data sheet.
- 2. AC timing tests for LV-TTL versions have $V_{IL} = 0.4$ V and $V_{IH} = 2.4$ V with the timing referenced to the 1.4 V crossover point. The transition time is measured between V_{IH} and V_{IL} . All AC measurements assume $t_T = 1$ ns with the AC output load circuit shown in **Figure 1**. Specified t_{AC} and t_{OH} parameters are measured with a 50 pF only, without any resistive termination and with an input signal of 1 V/ns edge rate between 0.8 V and 2.0 V.




Figure 1

3. AC timing test conditions for SSTL_3 versions




Figure 2

Termination voltage	$0.45 imes V_{CCQ}$
Reverence Level of Output Signals (V_{REF})	$0.45 imes V_{CCQ}$
Output Load	see Figure 2
Transition Time (Rise and Fall) of Input Signals	1 ns
Reference Level of Input Signals (V_{REF})	$0.45 imes V_{CCQ}$


- 4. If clock rising time is longer than 1 ns, a time $(t_T/2 0.5)$ ns has to be added to this parameter.
- 5. If t_T is longer than 1 ns, a time $(t_T 1)$ ns has to be added to this parameter.
- 6. These parameter account for the number of clock cycle and depend on the operating frequency of the clock, as follows:

the number of clock cycle = specified value of timing period

(counted in fractions as a whole number)

Self Refresh Exit is a synchronous operation and begins on the 2nd positive clock edge after CKE returns high. Self Refresh Exit is not complete until a time period equal to t_{RC} is satisfied once the Self Refresh Exit command is registered.

Package Outlines



Sorts of Packing Package outlines for tubes, trays etc. are contained in our Data Book "Package Information". SMD = Surface Mounted Device


Dimensions in mm

Timing Diagrams

1	Bank Activate Command Cycle
2	Burst Read Operation
3	Read Interrupted by a Read
4 4.1 4.2 4.3	Read to Write Interval Read to Write Interval Minimum Read to Write Interval Non-Minimum Read to Write Interval
5	Burst Write Operation
6 6.1 6.2	Write and Read Interrupt Write Interrupted by a Write Write Interrupted by a Read
7 7.1 7.2	Burst Write and Read with Auto Precharge Burst Write with Auto Precharge Burst Read with Auto Precharge
8 8.1 8.2	Burst Termination Termination of a full Page Burst Read Operation Termination of a full Page Burst Write Operation
9 9.1 9.2	AC Parameters AC Parameters for a Write Timing AC Parameters for a Read Timing
10	Mode Register Set
11	Power on Sequence and Auto Refresh (CBR)
12 12.1 12.2 12.3 12.4	Clock Suspension (Using CKE) Clock Suspension During Burst Read \overline{CAS} Latency = 2 Clock Suspension During Burst Read \overline{CAS} Latency = 3 Clock Suspension During Burst Write \overline{CAS} Latency = 2 Clock Suspension During Burst Write \overline{CAS} Latency = 3
13	Power Down Mode and Clock Suspend
14	Self Refresh (Entry and Exit)
15	Auto Refresh (CBR)
16 16.1 16.2	Random Column Read (Page within same Bank) CAS Latency = 2 CAS Latency = 3


Timing Diagrams (cont'd)

- 17 Random Column Write (Page within same Bank)
- 17.1 \overline{CAS} Latency = 2
- 17.2 \overline{CAS} Latency = 3
- 18 Random Row Read (Interleaving Banks) with Precharge
- 18.1 \overline{CAS} Latency = 2
- 18.2 \overline{CAS} Latency = 3
- 19 Random Row Write (Interleaving Banks) with Precharge
- 19.1 \overline{CAS} Latency = 2
- 19.2 \overline{CAS} Latency = 3
- 20 Full Page Read Cycle
- 20.1 \overline{CAS} Latency = 2
- 20.2 \overline{CAS} Latency = 3
- 21 Full Page Write Cycle
- 21.1 \overline{CAS} Latency = 2
- 21.2 \overline{CAS} Latency = 3
- 22 Precharge Termination of a Burst
- 22.1 \overline{CAS} Latency = 2
- 22.2 \overline{CAS} Latency = 3




1. Bank Activate Command Cycle

2. Burst Read Operation





3. Read Interrupted by a Read



4. Read to Write Interval


4.1. Read to Write Interval






4.2. Minimum Read to Write Interval

4.3. Non-Minimum Read to Write Interval




5. Burst Write Operation




6. Write and Read Interrupt

6.1. Write Interrupted by a Write




6.2. Write Interrupted by a Read




7. Burst Write and Read with Auto Precharge

7.1. Burst Write with Auto Precharge




7.2. Burst Read with Auto Precharge




8. Burst Termination






8.2. Termination of a Full Page Burst Write Operation




9. AC Parameters

9.1. AC Parameters for Write Timing




HYB 39S256400/800/160T 256 MBit Synchronous DRAM




9.2. AC Parameters for a Read Timing

HYB 39S256400/800/160T 256 MBit Synchronous DRAM

10. Mode Register Set







11. Power on Sequence and Auto Refresh (CBR)

12. Clock Suspension (Using CKE)









12.2. Clock Suspension During Burst Read CAS Latency = 3

HYB 39S256400/800/160T 256 MBit Synchronous DRAM



12.3. Clock Suspension During Burst Write CAS Latency = 2


HYB 39S256400/800/160T 256 MBit Synchronous DRAM




12.4. Clock Suspension During Burst Write CAS Latency = 3

HYB 39S256400/800/160T 256 MBit Synchronous DRAM


13. Power Down Mode and Clock Suspend




14. Self Refresh (Entry and Exit)




15. Auto Refresh (CBR)




16. Random Column Read (Page within same Bank)







17. Random Column Write (Page within same Bank)




17.2. **CAS** Latency = 3





18. Random Row Read (Interleaving Banks) with Precharge






19. Random Row Write (Interleaving Banks) with Precharge






20. Full Page Read Cycle




HYB 39S256400/800/160T 256 MBit Synchronous DRAM

20.2. **CAS** Latency = 3




21. Full Page Write Cycle



HYB 39S256400/800/160T 256 MBit Synchronous DRAM

21.2. **CAS** Latency = 3



22. Precharge Termination of a Burst

22.1. **CAS** Latency = 2

