

64K x 64 SYNCHRONOUS PIPELINE STATIC RAM

JANUARY 2004

FEATURES

- Fast access time:
 - -100 MHz; 6 ns-83 MHz
- Internal self-timed write cycle
- Individual Byte Write Control and Global Write
- Clock controlled, registered address, data and control
- Pentium™ or linear burst sequence control using MODE input
- Five chip enables for simple depth expansion and address pipelining
- Common data inputs and data outputs
- Power-down control by ZZ input
- JEDEC 128-Pin TQFP 14mm x 20mm package
- Single +3.3V power supply
- 2.5V V_{DDQ} (I/O supply)
- Control pins mode upon power-up:
 - MODE in interleave burst mode
 - ZZ in normal operation modeThese control pins can be connected to GND_Q or V_{DDQ} to alter their power-up state

DESCRIPTION

The ISSI IS61LV6464 is a high-speed, low-power synchronous static RAM designed to provide a burstable, high-performance, secondary cache for the Pentium™, 680X0™, and PowerPC™ microprocessors. It is organized as 65,536 words by 64 bits, fabricated with ISSI's advanced CMOS technology. The device integrates a 2-bit burst counter, high-speed SRAM core, and high-drive capability outputs into a single monolithic circuit. All synchronous inputs pass through registers controlled by a positive-edge-triggered single clock input.


Write cycles are internally self-timed and are initiated by the rising edge of the clock input. Write cycles can be from one to eight bytes wide as controlled by the write control inputs.

Separate byte enables allow individual bytes to be written. $\overline{BW1}$ controls I/O1-I/O8, $\overline{BW2}$ controls I/O9-I/O16, $\overline{BW3}$ controls I/O17-I/O24, $\overline{BW4}$ controls I/O25-I/O32, $\overline{BW5}$ controls I/O33-I/O40, $\overline{BW6}$ controls I/O41-I/O48, $\overline{BW7}$ controls I/O49-I/O56, $\overline{BW8}$ controls I/O57-I/O64, conditioned by $\overline{BWE}$ being LOW. A LOW on $\overline{GW}$ input would cause all bytes to be written.

Bursts can be initiated with either $\overline{ADSP}$ (Address Status Processor) or $\overline{ADSC}$ (Address Status Cache Controller) input pins. Subsequent burst addresses can be generated internally by the IS61LV6464 and controlled by the $\overline{ADV}$ (burst address advance) input pin.


Asynchronous signals include output enable ($\overline{OE}$), sleep mode input (ZZ), and burst mode input (MODE). A HIGH input on the ZZ pin puts the SRAM in the power-down state. When ZZ is pulled LOW (or no connect), the SRAM normally operates after the wake-up period. A LOW input, i.e., GND_Q, on MODE pin selects LINEAR Burst. A V_{DDQ} (or no connect) on MODE pin selects INTERLEAVED Burst.

BLOCK DIAGRAM



PIN CONFIGURATION

128-Pin TQFP/PQFP



PIN DESCRIPTIONS

A0-A15	Address Inputs
CLK	Clock
$\overline{\text{ADSP}}$	Processor Address Status
$\overline{\text{ADSC}}$	Controller Address Status
$\overline{\text{ADV}}$	Burst Address Advance
$\overline{\text{BW1-BW8}}$	Synchronous Byte Write Enable
$\overline{\text{BWE}}$	Byte Write Enable
$\overline{\text{GW}}$	Global Write Enable
$\overline{\text{CE}}, \overline{\text{CE2}}, \overline{\text{CE2}}, \overline{\text{CE3}}, \overline{\text{CE3}}$	Synchronous Chip Enable
$\overline{\text{OE}}$	Output Enable

DQ1-DQ64	Data Input/Output
ZZ	Sleep Mode
MODE	Burst Sequence Mode
V _{DD}	+3.3V Power Supply
GND	Ground
V _{DDQ}	Isolated Output Buffer Supply: +2.5V
NC	No Connect
GND _Q	Isolated Output Buffer Ground

TRUTH TABLE

OPERATION	ADDRESS											CLK	I/O
	USED	CE3	CE2	$\overline{CE3}$	$\overline{CE2}$	$\overline{OE}$	$\overline{ADSP}$	$\overline{ADSC}$	$\overline{ADV}$	$\overline{WRITE}$	$\overline{OE}$		
Deselected, Power-down	None	X	X	X	X	H	X	L	X	X	X	L-H	High-Z
Deselected, Power-down	None	L	X	X	X	L	L	X	X	X	X	L-H	High-Z
Deselected, Power-down	None	X	L	X	X	L	L	X	X	X	X	L-H	High-Z
Deselected, Power-down	None	X	X	H	X	L	L	X	X	X	X	L-H	High-Z
Deselected, Power-down	None	X	X	X	H	L	L	X	X	X	X	L-H	High-Z
Deselected, Power-down	None	L	X	X	X	L	H	L	X	X	X	L-H	High-Z
Deselected, Power-down	None	X	L	X	X	L	H	L	X	X	X	L-H	High-Z
Deselected, Power-down	None	X	X	H	X	L	H	L	X	X	X	L-H	High-Z
Deselected, Power-down	None	X	X	X	H	L	H	L	X	X	X	L-H	High-Z
Read Cycle, Begin Burst	External	H	H	L	L	L	L	X	X	X	L	L-H	Dout
Read Cycle, Begin Burst	External	H	H	L	L	L	L	X	X	X	H	L-H	High-Z
Write Cycle, Begin Burst	External	H	H	L	L	L	H	L	X	L	X	L-H	Din
Read Cycle, Begin Burst	External	H	H	L	L	L	H	L	X	H	L	L-H	Dout
Read Cycle, Begin Burst	External	H	H	L	L	L	H	L	X	H	H	L-H	High-Z
Read Cycle, Continue Burst	Next	X	X	X	X	X	H	H	L	H	L	L-H	Dout
Read Cycle, Continue Burst	Next	X	X	X	X	X	H	H	L	H	H	L-H	High-Z
Read Cycle, Continue Burst	Next	X	X	X	X	H	X	H	L	H	L	L-H	Dout
Read Cycle, Continue Burst	Next	X	X	X	X	H	X	H	L	H	H	L-H	High-Z
Write Cycle, Continue Burst	Next	X	X	X	X	X	H	H	L	L	X	L-H	Din
Write Cycle, Continue Burst	Next	X	X	X	X	H	X	H	L	L	X	L-H	Din
Read Cycle, Suspend Burst	Current	X	X	X	X	X	H	H	H	H	L	L-H	Dout
Read Cycle, Suspend Burst	Current	X	X	X	X	X	H	H	H	H	H	L-H	High-Z
Read Cycle, Suspend Burst	Current	X	X	X	X	H	X	H	H	H	L	L-H	Dout
Read Cycle, Suspend Burst	Current	X	X	X	X	H	X	H	H	H	H	L-H	High-Z
Write Cycle, Suspend Burst	Current	X	X	X	X	X	H	H	H	L	X	L-H	Din
Write Cycle, Suspend Burst	Current	X	X	X	X	H	X	H	H	L	X	L-H	Din

Notes:

1. All inputs except $\overline{OE}$ must meet setup and hold times for the Low-to-High transition of clock (CLK).
2. Wait states are inserted by suspending burst.
3. X means don't care. $\overline{WRITE}=L$ means any one or more byte write enable signals ($\overline{BW1}$ - $\overline{BW8}$) and $\overline{BWE}$ are LOW or $\overline{GW}$ is LOW. $\overline{WRITE}=H$ means all byte write enable signals are HIGH.
4. For a Write operation following a Read operation, $\overline{OE}$ must be HIGH before the input data required setup time and held HIGH throughout the input data hold time.
5. $\overline{ADSP}$ LOW always initiates an internal READ at the Low-to-High edge of clock. A WRITE is performed by setting one or more byte write enable signals and $\overline{BWE}$ LOW or $\overline{GW}$ LOW for the subsequent L-H edge of clock.

TRUTH TABLE


Operation	ZZ	$\overline{OE}$	I/O STATUS
Pipelined Read	L	L	Dout
Pipelined Read	L	H	High-Z
Write	L	L	High-Z
Write	L	H	Din
Deselect	L	X	High-Z
Sleep	H	X	High-Z

WRITE TRUTH TABLE

Operation	$\overline{GW}$	$\overline{BWE}$	$\overline{BW8}$	$\overline{BW7}$	$\overline{BW6}$	$\overline{BW5}$	$\overline{BW4}$	$\overline{BW3}$	$\overline{BW2}$	$\overline{BW1}$
Read	H	H	X	X	X	X	X	X	X	X
Read	H	L	H	H	H	H	H	H	H	H
Write all bytes	H	L	L	L	L	L	L	L	L	L
Write all bytes	L	X	X	X	X	X	X	X	X	X
Write Byte 1	H	L	H	H	H	H	H	H	H	L
Write Byte 2	H	L	H	H	H	H	H	H	L	H
Write Byte 3	H	L	H	H	H	H	H	L	H	H
Write Byte 4	H	L	H	H	H	H	L	H	H	H
Write Byte 5	H	L	H	H	H	L	H	H	H	H
Write Byte 6	H	L	H	H	L	H	H	H	H	H
Write Byte 7	H	L	H	L	H	H	H	H	H	H
Write Byte 8	H	L	L	H	H	H	H	H	H	H

INTERLEAVED BURST ADDRESS TABLE (MODE = V_{DD} or No Connect)

External Address A1 A0	1st Burst Address A1 A0	2nd Burst Address A1 A0	3rd Burst Address A1 A0
00	01	10	11
01	00	11	10
10	11	00	01
11	10	01	00

LINEAR BURST ADDRESS TABLE (MODE = GND_Q)**ABSOLUTE MAXIMUM RATINGS⁽¹⁾**

Symbol	Parameter	Value	Unit
P _D	Power Dissipation	1.0	W
I _{OUT}	Output Current (per I/O)	100	mA
V _{IN} , V _{OUT}	Voltage Relative to GND for I/O Pins	−0.5 to V _{DDQ} + 0.3	V
V _{IN}	Voltage Relative to GND for for Address and Control Inputs	−0.5 to 5.5	V
V _{DD}	Voltage on V _{DD} Supply Relative to GND	−0.5 to 4.6	V

Notes:

1. Stress greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, precautions may be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit.
3. This device contains circuitry that will ensure the output devices are in High-Z at power up.

OPERATING RANGE

Range	Ambient Temperature	V _{DD}	V _{DDQ}
Commercial	0°C to +70°C	3.3V +10%, -5%	2.375V min., 3.465V max.
Industrial	-40°C to +85°C	3.3V +10%, -5%	2.375V min., 3.465V max.

DC ELECTRICAL CHARACTERISTICS⁽¹⁾ (Over Operating Range)

Symbol	Parameter	Test Conditions	Min.	Max.	Unit
V _{OH}	Output HIGH Voltage	I _{OH} = -1.0 mA	2.0	—	V
V _{OL}	Output LOW Voltage	I _{OL} = 1 mA	—	0.4	V
V _{IH}	Input HIGH Voltage		1.7	V _{DDQ} + 0.3	V
V _{IL}	Input LOW Voltage		-0.3	0.8	V
I _{LI}	Input Leakage Current	GND ≤ V _{IN} ≤ V _{DDQ} ⁽²⁾	Com. Ind.	-2 10	μA
I _{LO}	Output Leakage Current	GND ≤ V _{OUT} ≤ V _{DDQ} , $\overline{OE} = V_{IH}$	Com. Ind.	-2 10	μA

POWER SUPPLY CHARACTERISTICS (Over Operating Range)

Symbol	Parameter	Test Conditions		-100 Typ. Max.	-6 Typ. Max.	Unit
I _{CC}	AC Operating Supply Current	Device Selected, All Inputs = V _{IL} or V _{IH} $\overline{OE} = V_{IH}$, Cycle Time ≥ t _{kc} min.	Com. Ind.	210 250 — —	190 200 200 220	mA mA
I _{SB1}	Standby Current TTL Inputs	Device Deselected, V _{DD} = Max., All Inputs = V _{IH} or V _{IL} CLK Cycle Time ≥ t _{kc} min.	Com. Ind.	45 70 — —	45 70 50 75	mA mA
I _{SB2}	Standby Current CMOS Inputs	Device Deselected, V _{DD} = Max., V _{IN} ≥ V _{DD} - 0.2V, or V _{IN} ≤ 0.2V CLK Cycle Time ≥ t _{kc} min.	Com. Ind.	2 5 — —	2 5 5 10	mA mA
I _{ZZ}	Power-Down Mode Current	ZZ = V _{DDQ} , CLK Running All Inputs ≤ GND + 0.2V or ≥ V _{DD} - 0.2V	Com. Ind.	1 5 — —	1 5 2 15	mA mA

Note:

1. The MODE pin has an internal pullup. ZZ pin has an internal pull-down. This pin may be a No Connect, tied to GND, or tied to V_{DDQ}.
2. The MODE pin should be tied to V_{DD} or GND. It exhibits ±10 μA maximum leakage current when tied to ≤ GND + 0.2V or ≥ V_{DD} - 0.2V.

CAPACITANCE^(1,2)



Symbol	Parameter	Conditions	Max.	Unit
C _{IN}	Input Capacitance	V _{IN} = 0V	5	pF
C _{OUT}	Input/Output Capacitance	V _{OUT} = 0V	7	pF

Notes:

1. Tested initially and after any design or process changes that may affect these parameters.
2. Test conditions: T_A = 25°C, f = 1 MHz, V_{DD} = 3.3V.

AC TEST CONDITIONS

Parameter	Unit
Input Pulse Level for Input Pins	0V to 3.0V
Input Pulse Level for I/O Pins	0V to 2.5V
Input Rise and Fall Times	1.5 ns
Input and Output Timing and Reference Level	1.25V
Output Load	See Figures 1 and 2

AC TEST LOADS**Figure 1****Figure 2**


READ CYCLE SWITCHING CHARACTERISTICS (Over Operating Range)

Symbol	Parameter	-100		-6		Unit
		Min.	Max.	Min.	Max.	
t _{KC}	Cycle Time	10	—	12	—	ns
t _{KH}	Clock High Time	4	—	4.5	—	ns
t _{KL}	Clock Low Time	4	—	4.5	—	ns
t _{KQ}	Clock Access Time	—	5	—	6	ns
t _{KQX} ⁽¹⁾	Clock High to Output Invalid	2.5	—	2.5	—	ns
t _{KQLZ} ^(1,2)	Clock High to Output Low-Z	0	—	0	—	ns
t _{KQHZ} ^(1,2)	Clock High to Output High-Z	2	5	2	5	ns
t _{OEQ}	Output Enable to Output Valid	—	5	—	5	ns
t _{OEQX} ⁽¹⁾	Output Disable to Output Invalid	0	—	0	—	ns
t _{OELZ} ^(1,2)	Output Enable to Output Low-Z	0	—	0	—	ns
t _{OEHZ} ^(1,2)	Output Disable to Output High-Z	2	5	2	5	ns
t _{AS}	Address Setup Time	2.5	—	2.5	—	ns
t _{SS}	Address Status Setup Time	2.5	—	2.5	—	ns
t _{WS}	Write Setup Time	2.5	—	2.5	—	ns
t _{CES}	Chip Enable Setup Time	2.5	—	2.5	—	ns
t _{AVS}	Address Advance Setup Time	2.5	—	2.5	—	ns
t _{AH}	Address Hold Time	0.5	—	0.5	—	ns
t _{SH}	Address Status Hold Time	0.5	—	0.5	—	ns
t _{WH}	Write Hold Time	0.5	—	0.5	—	ns
t _{CEH}	Chip Enable Hold Time	0.5	—	0.5	—	ns
t _{AVH}	Address Advance Hold Time	0.5	—	0.5	—	ns

Note:

1. Guaranteed but not 100% tested. This parameter is periodically sampled.
2. Tested with load in Figure 2.


READ CYCLE TIMING



WRITE CYCLE SWITCHING CHARACTERISTICS (Over Operating Range)

Symbol	Parameter	-100		-6		Unit
		Min.	Max.	Min.	Max.	
t _{CC}	Cycle Time	10	—	12	—	ns
t _{KH}	Clock High Time	4	—	4.5	—	ns
t _{KL}	Clock Low Time	4	—	4.5	—	ns
t _{AS}	Address Setup Time	2.5	—	2.5	—	ns
t _{SS}	Address Status Setup Time	2.5	—	2.5	—	ns
t _{WS}	Write Setup Time	2.5	—	2.5	—	ns
t _{DS}	Data In Setup Time	2.5	—	2.5	—	ns
t _{CES}	Chip Enable Setup Time	2.5	—	2.5	—	ns
t _{AVS}	Address Advance Setup Time	2.5	—	2.5	—	ns
t _{AH}	Address Hold Time	0.5	—	0.5	—	ns
t _{SH}	Address Status Hold Time	0.5	—	0.5	—	ns
t _{DH}	Data In Hold Time	0.5	—	0.5	—	ns
t _{WH}	Write Hold Time	0.5	—	0.5	—	ns
t _{CEH}	Chip Enable Hold Time	0.5	—	0.5	—	ns
t _{AVH}	Address Advance Hold Time	0.5	—	0.5	—	ns

WRITE CYCLE TIMING




READ/WRITE CYCLE SWITCHING CHARACTERISTICS (Over Operating Range)

Symbol	Parameter	-100		-6		Unit
		Min.	Max.	Min.	Max.	
t _{κC}	Cycle Time	10	—	12	—	ns
t _{κH}	Clock High Time	4	—	4.5	—	ns
t _{κL}	Clock Low Time	4	—	4.5	—	ns
t _{κQ}	Clock Access Time	—	5	—	6	ns
t _{κQX} ⁽¹⁾	Clock High to Output Invalid	2.5	—	2.5	—	ns
t _{κQLZ} ^(1,2)	Clock High to Output Low-Z	0	—	0	—	ns
t _{κQHZ} ^(1,2)	Clock High to Output High-Z	2	5	2	5	ns
t _{OEQ}	Output Enable to Output Valid	—	5	—	5	ns
t _{OEQX} ⁽¹⁾	Output Disable to Output Invalid	0	—	0	—	ns
t _{OELZ} ^(1,2)	Output Enable to Output Low-Z	0	—	0	—	ns
t _{OEHZ} ^(1,2)	Output Disable to Output High-Z	2	5	2	5	ns
t _{AS}	Address Setup Time	2.5	—	2.5	—	ns
t _{SS}	Address Status Setup Time	2.5	—	2.5	—	ns
t _{WS}	Write Setup Time	2.5	—	2.5	—	ns
t _{CES}	Chip Enable Setup Time	2.5	—	2.5	—	ns
t _{AH}	Address Hold Time	0.5	—	0.5	—	ns
t _{SH}	Address Status Hold Time	0.5	—	0.5	—	ns
t _{WH}	Write Hold Time	0.5	—	0.5	—	ns
t _{CEH}	Chip Enable Hold Time	0.5	—	0.5	—	ns

Note:

1. Guaranteed but not 100% tested. This parameter is periodically sampled.
2. Tested with load in Figure 2.

READ/WRITE CYCLE TIMING




SNOOZE AND RECOVERY CYCLE SWITCHING CHARACTERISTICS (Over Operating Range)

Symbol	Parameter	-100		-6		Unit
		Min.	Max.	Min.	Max.	
t _{KC}	Cycle Time	10	—	12	—	ns
t _{KH}	Clock High Time	4	—	4.5	—	ns
t _{KL}	Clock Low Time	4	—	4.5	—	ns
t _{KQ}	Clock Access Time	—	5	—	6	ns
t _{KQX} ⁽³⁾	Clock High to Output Invalid	2.5	—	2.5	—	ns
t _{KQLZ} ^(3,4)	Clock High to Output Low-Z	0	—	0	—	ns
t _{KQHZ} ^(3,4)	Clock High to Output High-Z	2	5	2	5	ns
t _{OEQ}	Output Enable to Output Valid	—	5	—	5	ns
t _{OEQX} ⁽³⁾	Output Disable to Output Invalid	0	—	0	—	ns
t _{OELZ} ^(3,4)	Output Enable to Output Low-Z	0	—	0	—	ns
t _{OEHZ} ^(3,4)	Output Disable to Output High-Z	2	5	2	5	ns
t _{AS}	Address Setup Time	2.5	—	2.5	—	ns
t _{SS}	Address Status Setup Time	2.5	—	2.5	—	ns
t _{CES}	Chip Enable Setup Time	2.5	—	2.5	—	ns
t _{AH}	Address Hold Time	0.5	—	0.5	—	ns
t _{SH}	Address Status Hold Time	0.5	—	0.5	—	ns
t _{CEH}	Chip Enable Hold Time	0.5	—	0.5	—	ns
t _{ZZS}	ZZ Standby ⁽¹⁾	2	—	2	—	cyc
t _{ZZREC}	ZZ Recovery ⁽²⁾	2	—	2	—	cyc

Notes:

1. The assertion of ZZ allows the SRAM to enter a lower power state than when deselected within the time specified. Data retention is guaranteed when ZZ is asserted and clock remains active.
2. $\overline{\text{ADSC}}$ and $\overline{\text{ADSP}}$ must not be asserted for at least 2 cyc after leaving ZZ state.
3. Guaranteed but not 100% tested. This parameter is periodically sampled.
4. Tested with load in Figure 2.

SNOOZE AND RECOVERY CYCLE TIMING



IS61LV6464**ORDERING INFORMATION****Commercial Range: 0°C to +70°C**

Speed (ns)	Order Part Number	Package
100	IS61LV6464-100TQ	TQFP
83	IS61LV6464-6TQ	TQFP
83	IS61LV6464-6PQ	PQFP


Industrial Range: –40°C to +85°C

Speed (ns)	Order Part Number	Package
83	IS61LV6464-6TQI	TQFP

PACKAGING INFORMATION

TQFP (Thin Quad Flat Pack Package)

Package Code: TQ




Thin Quad Flat Pack (TQ)								
Symbol	Millimeters		Inches		Millimeters		Inches	
	Min	Max	Min	Max	Min	Max	Min	Max
Ref. Std.								
No. Leads (N)	100				128			
A	—	1.60	—	0.063	—	1.60	—	0.063
A1	0.05	0.15	0.002	0.006	0.05	0.15	0.002	0.006
A2	1.35	1.45	0.053	0.057	1.35	1.45	0.053	0.057
b	0.22	0.38	0.009	0.015	0.17	0.27	0.007	0.011
D	21.90	22.10	0.862	0.870	21.80	22.20	0.858	0.874
D1	19.90	20.10	0.783	0.791	19.90	20.10	0.783	0.791
E	15.90	16.10	0.626	0.634	15.80	16.20	0.622	0.638
E1	13.90	14.10	0.547	0.555	13.90	14.10	0.547	0.555
e	0.65 BSC		0.026 BSC		0.50 BSC		0.020 BSC	
L	0.45	0.75	0.018	0.030	0.45	0.75	0.018	0.030
L1	1.00 REF.		0.039 REF.		1.00 REF.		0.039 REF.	
C	0°	7°	0°	7°	0°	7°	0°	7°

Notes:

1. All dimensioning and tolerancing conforms to ANSI Y14.5M-1982.
2. Dimensions D1 and E1 do not include mold protrusions. Allowable protrusion is 0.25 mm per side. D1 and E1 do include mold mismatch and are determined at datum plane -H-.
3. Controlling dimension: millimeters.

PQFP (Plastic Quad Flat Pack Package)

Package Code: PQ



Plastic Quad Flat Pack (PQ)								
Symbol	Millimeters		Inches		Millimeters		Inches	
	Min	Max	Min	Max	Min	Max	Min	Max
Ref. Std.								
No. Leads (N)		100			128			
A	—	—	—	—	—	3.40	—	0.134
A1	0.25	—	0.010	—	0.15	0.35	0.008	0.014
A2	2.57	2.97	0.101	0.117	2.55	3.05	0.100	0.120
b	0.25	0.375	0.010	0.015	0.17	0.27	0.007	0.011
C	0.17	0.23	0.007	0.009	0.10	0.23	0.004	0.009
D	23.00	23.40	0.905	0.921	23.00	23.40	0.906	0.921
D1	19.90	20.10	0.783	0.791	19.90	20.10	0.783	0.791
E	17.00	17.40	0.669	0.685	17.00	17.40	0.669	0.685
E1	13.90	14.10	0.547	0.555	13.90	14.10	0.547	0.555
e	0.65 BSC		0.026 BSC		0.50 BSC		0.020 BSC	
L	0.65	0.95	0.025	0.037	0.65	0.95	0.026	0.037
L1	1.60 Nom.		0.063 Nom.		1.60 Nom.		0.063 Nom.	

Notes:

1. All dimensioning and tolerancing conforms to ANSI Y14.5M-1982.
2. Dimensions D1 and E1 do not include mold protrusions. Allowable protrusion is 0.25 mm per side. D1 and E1 do include mold mismatch and are determined at datum plane -H-.
3. Controlling dimension: millimeters.