- Inputs Are TTL-Voltage Compatible
- **EPIC™** (Enhanced-Performance Implanted CMOS) 1-µm Process
- **Package Options Include Plastic** Small-Outline (DW) Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages, Ceramic Chip Carriers (FK) and Flatpacks (W), and Standard Plastic (N) and Ceramic (J) DIPs


description

These octal bus transceivers are designed for asynchronous two-way communication between data buses. The control-function implementation minimizes external timing requirements.


When the output-enable (OE) is low, the device passes noninverted data from the A bus to the B bus or from the B bus to the A bus, depending upon the logic level at the direction-control (DIR) input. A high on OE disables the device so that the buses are effectively isolated.

The SN54ACT245 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74ACT245 is characterized for operation from -40°C to 85°C.

SN54ACT245 . . . J OR W PACKAGE SN74ACT245...DB, DW, N, OR PW PACKAGE (TOP VIEW)



SN54ACT245 . . . FK PACKAGE (TOP VIEW)



FUNCTION TABLE (each transceiver)

INP	UTS	OPERATION					
OE	DIR	OPERATION					
L	L	B data to A bus					
L	Н	A data to B bus					
Н	X	Isolation					




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


EPIC is a trademark of Texas Instruments Incorporated



logic symbol†



logic diagram (positive logic)



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, V _{CC}		0.5 V to 7 V
Input voltage range, V _I (see Note 1)		-0.5 V to V _{CC} + 0.5 V
Output voltage range, VO (see Note 1)		\cdot . -0.5 V to V _{CC} + 0.5 V
Input clamp current, I_{IK} ($V_I < 0$ or $V_I > V_{CC}$)		±20 mA
Output clamp current, IOK (VO < 0 or VO > VCO	c)	±20 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	- 	±50 mA
Continuous current through V _{CC} or GND		±200 mA
Package thermal impedance, θ_{JA} (see Note 2):	: DB package	70°C/W
	DW package	58°C/W
	N package	69°C/W
	PW package	83°C/W
Storage temperature range, T _{stg}		–65°C to 150°C

[‡] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
 - 2. The package thermal impedance is calculated in accordance with JESD 51.



recommended operating conditions (see Note 3)

		SN54ACT245		SN74A	UNIT	
		MIN	MAX	MIN	MAX	UNII
Vcc	Supply voltage	4.5	5.5	4.5	5.5	V
VIH	High-level input voltage	2		2		V
V _{IL}	Low-level input voltage		0.8		0.8	V
VI	Input voltage	0	VCC	0	VCC	V
VO	Output voltage	0	VCC	0	VCC	V
ІОН	High-level output current		-24		-24	mA
l _{OL}	Low-level output current		24		24	mA
Δt/Δν	Input transition rise or fall rate	0	8	0	8	ns/V
TA	Operating free-air temperature	– 55	125	-40	85	°C

NOTE 3: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	\ ,	T	_A = 25°C	;	SN54A	CT245	SN74A	CT245	LINUT	
		TEST CONDITIONS	Vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT	
		I _{OH} = - 50 μA	4.5 V	4.4	4.49		4.4		4.4			
		ΙΟΗ = - 30 μΑ	5.5 V	5.4	5.49		5.4		5.4			
\/a		I _{OH} = - 24 mA	4.5 V	3.88			3.7		3.76		V	
VOH		10H = - 24 IIIA	5.5 V	4.86			4.7		4.76		V	
		I _{OH} = -50 mA [†]	5.5 V				3.85					
		$I_{OH} = -75 \text{ mA}^{\dagger}$	5.5 V						3.85			
		I 50 A	4.5 V		0.001	0.1		0.1		0.1	V	
		I _{OL} = 50 μA	5.5 V		0.001	0.1		0.1		0.1		
\ \/ - ·		04 == 4	4.5 V			0.36		0.5		0.44		
VOL		I _{OL} = 24 mA	5.5 V			0.36		0.5		0.44		
		I _{OL} = 50 mA [†]	5.5 V					1.65				
		I _{OL} = 75 mA [†]	5.5 V							1.65		
loz	A or B ports‡	$V_O = V_{CC}$ or GND	5.5 V			±0.5		±10		±5	μΑ	
ΙΙ	OE or DIR	$V_I = V_{CC}$ or GND	5.5 V			±0.1		±1		±1	μА	
Icc		$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V			4		80		40	μΑ	
Δl _{CC} §	3	One input at 3.4 V, Other inputs at GND or V _{CC}	5.5 V		0.6			1.6		1.5	mA	
Ci		V _I = V _{CC} or GND	5 V		4.5						pF	
C _{io}		$V_O = V_{CC}$ or GND	5 V		15						pF	

Thot more than one output should be tested at a time, and the duration of the test should not exceed 2 ms.



[‡] For I/O ports, the parameter IOZ includes the input leakage current.

[§] This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0 V or VCC.


switching characteristics over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	T _A = 25°C			SN54ACT245		SN74ACT245		UNIT
PARAMETER			MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
t _{PLH}	A or B	B or A	1	4	7.5	1	9	1.5	8	ns
t _{PHL}			1	4	8	1	10	1	9	
^t PZH	ŌĒ	A or B	1	5	10	1	12	1.5	11	no
t _{PZL}		AUIB	1	5.5	10	1	13	1.5	12	ns
^t PHZ	ŌĒ	A or B	1	5.5	10	1	12	1	11	no
t _{PLZ}		A or B	1	5	10	1	12	1.5	11	ns

operating characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$

	PARAMETER		TEST CONDITIONS		
C _{pd}	Power dissipation capacitance	C _L = 50 pF,	f = 1 MHz	45	pF

PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, Z_O = 50 Ω , $t_f \leq$ 2.5 ns. $t_f \leq$ 2.5 ns.
- D. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 2000, Texas Instruments Incorporated