- High Capacitive-Drive Capability
- Typical Delay Time of 3.2 ns (C₁ = 50 pF) and Typical Power Dissipation of Less Than 13 mW Per Gate
- **Package Options Include Plastic** Small-Outline (DW) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) 300-mil DIPs

description

These devices contain six independent 2-input AND drivers. They perform the Boolean functions $Y = A \bullet B \text{ or } Y = \overline{A} + \overline{B} \text{ in positive logic.}$

The SN54AS808B is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74AS808B is characterized for operation from 0°C to 70°C.


FUNCTION TABLE (each driver)

INP	UTS	OUTPUT
Α	В	Υ
Н	Н	Н
L	X	L
Х	L	L


20 VCC 1B [19 🛮 6B 2 1Y [18 🛮 6A 3

SN54AS808B . . . J PACKAGE SN74AS808B . . . DW OR N PACKAGE

(TOP VIEW)



SN54AS808B . . . FK PACKAGE (TOP VIEW)




logic symbol†

1A	1	&⊳	3	
	2	α. <i>ν</i>		1Y
1B	4			
2A	5		6	2Y
2B	7			
3A	8		9	3Y
3B 4A				31
4A	12		11	
1B	13			4Y
	15			
4B 5A 5B	16		14	5Y
5B	18			
6A	19		17	cv
6B	19			6Y
			2	

[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



SDAS018C - DECEMBER 1982 - REVISED JANUARY 1995

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, V _{CC}	7 V
Input voltage, V _I	7 V
Operating free-air temperature range, T _A : SN54AS808B	-55°C to 125°C
SN74AS808B	0°C to 70°C
Storage temperature range	-65°C to 150°C

recommended operating conditions

		SN54AS808B		SN74AS808B			UNIT	
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Vcc	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
VIH	High-level input voltage	2			2			V
VIL	Low-level input voltage			0.8			0.8	V
IOH	High-level output current			-40			-48	mA
lOL	Low-level output current			40			48	mA
TA	Operating free-air temperature	-55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		SN	SN54AS808B			SN74AS808B			
PARAMETER	1531 C	DIDITIONS	MIN	TYP [‡]	MAX	MIN	TYP [‡]	MAX	UNIT	
VIK	V _{CC} = 4.5 V,	$I_{I} = -18 \text{ mA}$			-1.2			-1.2	V	
	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V},$	$I_{OH} = -2 \text{ mA}$	Vcc -2	2		V _{CC} -2	!			
Voн		$I_{OH} = -3 \text{ mA}$	2.4	3.2		2.4	3.2		V	
	$V_{CC} = 4.5 V$	$I_{OH} = -40 \text{ mA}$	2							
		$I_{OH} = -48 \text{ mA}$				2				
V _{OL}	V _{CC} = 4.5 V	$I_{OL} = 40 \text{ mA}$		0.25	0.5				V	
		I _{OL} = 48 mA					0.35	0.5	V	
lį	V _{CC} = 5.5 V,	V _I = 7 V			0.1			0.1	mA	
lН	$V_{CC} = 5.5 \text{ V},$	V _I = 2.7 V			20			20	μΑ	
I _{IL}	$V_{CC} = 5.5 V$,	V _I = 0.4 V			-0.5			-0.5	mA	
ΙΟ [§]	V _{CC} = 5.5 V,	V _O = 2.25 V	-50		-200	-50		-200	mA	
ICCH	V _{CC} = 5.5 V,	V _I = 4.5 V		8	13		8	13	mA	
ICCL	V _{CC} = 5.5 V,	V _I = 0		20	33		20	33	mA	

[‡] All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.



[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

[§] The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, IOS.


SDAS018C - DECEMBER 1982 - REVISED JANUARY 1995

switching characteristics (see Figure 1)

	PARAMETER	FROM (INPUT)	TO (OUTPUT)	C _L = 5 R _L = 5		C = 4.5 V to 5.5 V, = 50 pF, = 500 Ω, = MIN to MAX [†]		
				MIN	MAX	MIN	MAX	
MIN MAX MIN MAX	^t PLH	A or B	Y	1	6.5	1	6	ns
t _{PLH} 1 6.5 1 6	^t PHL	AUD		1	6.5	1	6	115

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

PARAMETER MEASUREMENT INFORMATION SERIES 54ALS/74ALS AND 54AS/74AS DEVICES



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. When measuring propagation delay items of 3-state outputs, switch S1 is open.
- D. All input pulses have the following characteristics: PRR \leq 1 MHz, $t_f = t_f = 2$ ns, duty cycle = 50%.
- E. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuits and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated