NEC

User's Manual

V850ES/KJ1

32-Bit Single-Chip Microcontrollers

Hardware

<i>μ</i> PD703216	μ PD703217Y
μPD703216(A)	μPD703217Y(A)
μPD703216(A1)	μPD703217Y(A1)
μPD703216(A2)	μPD703217Y(A2)
μPD703216Y	μ PD70F3217
μPD703216Y(A)	μPD70F3217(A)
μPD703216Y(A1)	μ PD70F3217Y
μPD703216Y(A2)	μPD70F3217Y(A)
μPD703217	μ PD70F3217H
μPD703217(A)	μ PD70F3217HY
μPD703217(A1)	μ PD70F3218H
μPD703217(A2)	μ PD70F3218HY

Document No. U16889EJ1V0UD00 (1st edition)

Date Published March 2004 N CP(K)

[MEMO]

NOTES FOR CMOS DEVICES —

1 VOLTAGE APPLICATION WAVEFORM AT INPUT PIN

Waveform distortion due to input noise or a reflected wave may cause malfunction. If the input of the CMOS device stays in the area between $V_{\rm IL}$ (MAX) and $V_{\rm IH}$ (MIN) due to noise, etc., the device may malfunction. Take care to prevent chattering noise from entering the device when the input level is fixed, and also in the transition period when the input level passes through the area between $V_{\rm IL}$ (MAX) and $V_{\rm IH}$ (MIN).

(2) HANDLING OF UNUSED INPUT PINS

Unconnected CMOS device inputs can be cause of malfunction. If an input pin is unconnected, it is possible that an internal input level may be generated due to noise, etc., causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND via a resistor if there is a possibility that it will be an output pin. All handling related to unused pins must be judged separately for each device and according to related specifications governing the device.

(3) PRECAUTION AGAINST ESD

A strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it when it has occurred. Environmental control must be adequate. When it is dry, a humidifier should be used. It is recommended to avoid using insulators that easily build up static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work benches and floors should be grounded. The operator should be grounded using a wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with mounted semiconductor devices.

(4) STATUS BEFORE INITIALIZATION

Power-on does not necessarily define the initial status of a MOS device. Immediately after the power source is turned ON, devices with reset functions have not yet been initialized. Hence, power-on does not guarantee output pin levels, I/O settings or contents of registers. A device is not initialized until the reset signal is received. A reset operation must be executed immediately after power-on for devices with reset functions.

Purchase of NEC Electronics l^2C components conveys a license under the Philips l^2C Patent Rights to use these components in an l^2C system, provided that the system conforms to the l^2C Standard Specification as defined by Philips.

Caution: μ PD70F3217H, 70F3217HY, 70F3218H, and 70F3218HY use SuperFlash® technology licensed from Silicon Storage Technology, Inc.

Windows and Windows NT are either registered trademarks or trademarks of Microsoft Corporation in the United States and/or other countries.

PC/AT is a trademark of International Business Machines Corporation.

SPARCstation is a trademark of SPARC International, Inc.

Solaris and SunOS are trademarks of Sun Microsystems, Inc.

SuperFlash is a registered trademark of Silicon Storage Technology, Inc. in several countries including the United States and Japan.

These commodities, technology or software, must be exported in accordance with the export administration regulations of the exporting country. Diversion contrary to the law of that country is prohibited.

- The information in this document is current as of February, 2004. The information is subject to
 change without notice. For actual design-in, refer to the latest publications of NEC Electronics data
 sheets or data books, etc., for the most up-to-date specifications of NEC Electronics products. Not
 all products and/or types are available in every country. Please check with an NEC Electronics sales
 representative for availability and additional information.
- No part of this document may be copied or reproduced in any form or by any means without the prior
 written consent of NEC Electronics. NEC Electronics assumes no responsibility for any errors that may
 appear in this document.
- NEC Electronics does not assume any liability for infringement of patents, copyrights or other intellectual
 property rights of third parties by or arising from the use of NEC Electronics products listed in this document
 or any other liability arising from the use of such products. No license, express, implied or otherwise, is
 granted under any patents, copyrights or other intellectual property rights of NEC Electronics or others.
- Descriptions of circuits, software and other related information in this document are provided for illustrative
 purposes in semiconductor product operation and application examples. The incorporation of these
 circuits, software and information in the design of a customer's equipment shall be done under the full
 responsibility of the customer. NEC Electronics assumes no responsibility for any losses incurred by
 customers or third parties arising from the use of these circuits, software and information.
- While NEC Electronics endeavors to enhance the quality, reliability and safety of NEC Electronics products, customers agree and acknowledge that the possibility of defects thereof cannot be eliminated entirely. To minimize risks of damage to property or injury (including death) to persons arising from defects in NEC Electronics products, customers must incorporate sufficient safety measures in their design, such as redundancy, fire-containment and anti-failure features.
- NEC Electronics products are classified into the following three quality grades: "Standard", "Special" and "Specific".
 - The "Specific" quality grade applies only to NEC Electronics products developed based on a customer-designated "quality assurance program" for a specific application. The recommended applications of an NEC Electronics product depend on its quality grade, as indicated below. Customers must check the quality grade of each NEC Electronics product before using it in a particular application.
 - "Standard": Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots.
 - "Special": Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support).
 - "Specific": Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems and medical equipment for life support, etc.

The quality grade of NEC Electronics products is "Standard" unless otherwise expressly specified in NEC Electronics data sheets or data books, etc. If customers wish to use NEC Electronics products in applications not intended by NEC Electronics, they must contact an NEC Electronics sales representative in advance to determine NEC Electronics' willingness to support a given application.

(Note)

- (1) "NEC Electronics" as used in this statement means NEC Electronics Corporation and also includes its majority-owned subsidiaries.
- (2) "NEC Electronics products" means any product developed or manufactured by or for NEC Electronics (as defined above).

M8E 02.11-1

Regional Information

Some information contained in this document may vary from country to country. Before using any NEC Electronics product in your application, please contact the NEC Electronics office in your country to obtain a list of authorized representatives and distributors. They will verify:

- · Device availability
- · Ordering information
- · Product release schedule
- · Availability of related technical literature
- Development environment specifications (for example, specifications for third-party tools and components, host computers, power plugs, AC supply voltages, and so forth)
- Network requirements

In addition, trademarks, registered trademarks, export restrictions, and other legal issues may also vary from country to country.

[GLOBAL SUPPORT]

http://www.necel.com/en/support/support.html

NEC Electronics America, Inc. (U.S.) NEC Electronics (Europe) GmbH NEC Electronics Hong Kong Ltd.

Santa Clara, California Tel: 408-588-6000 800-366-9782

Duesseldorf, Germany Tel: 0211-65030

• Sucursal en España

Madrid, Spain Tel: 091-504 27 87

• Succursale Française

Vélizy-Villacoublay, France Tel: 01-30-675800

Filiale Italiana

Milano, Italy Tel: 02-66 75 41

• Branch The Netherlands

Eindhoven, The Netherlands Tel: 040-2445845

• Tyskland Filial

Taeby, Sweden Tel: 08-63 80 820

United Kingdom Branch

Milton Kevnes, UK Tel: 01908-691-133

Hona Kona Tel: 2886-9318

NEC Electronics Hong Kong Ltd.

Seoul Branch Seoul, Korea Tel: 02-558-3737

NEC Electronics Shanghai Ltd.

Shanghai, P.R. China Tel: 021-5888-5400

NEC Electronics Taiwan Ltd.

Taipei, Taiwan Tel: 02-2719-2377

NEC Electronics Singapore Pte. Ltd.

Novena Square, Singapore

Tel: 6253-8311

J04.1

PREFACE

Readers

This manual is intended for users who wish to understand the functions of the V850ES/KJ1 and design application systems using these products.

The target products are as follows.

 \bullet Standard products: μ PD703216, 703216Y, 703217, 703217Y, 70F3217H,

70F3217HY, 70F3217Y, 70F3218H, 70F3218HY

• Special products: μPD703216(A), 703216Y(A), 703217(A), 703217Y(A), 70F3217(A),

70F3217Y(A), 703216(A1), 703216Y(A1), 703217(A1), 703217Y(A1),

703216(A2), 703216Y(A2), 703217(A2), 703217Y(A2)

Purpose

This manual is intended to give users an understanding of the hardware functions of the V850ES/KJ1 shown in the **Organization** below.

Organization

This manual is divided into two parts: Hardware (this manual) and Architecture (V850ES Architecture User's Manual).

Hardware

- Pin functions
- CPU function
- On-chip peripheral functions
- Flash memory programming
- Electrical specifications

Architecture

- Data types
- · Register set
- · Instruction format and instruction set
- · Interrupts and exceptions
- · Pipeline operation

How to Read This Manual It is assumed that the readers of this manual have general knowledge in the fields of electrical engineering, logic circuits, and microcontrollers.

- Cautions 1. The application examples in this manual apply to "standard" quality grade products for general electronic systems. When using an example in this manual for an application that requires a "special" quality grade product, thoroughly evaluate the component and circuit to be actually used to see if they satisfy the special quality grade.
 - 2. When using this manual as a manual for a special grade product, read the part numbers as follows.

```
μPD703216 \rightarrow μPD703216(A), 703216(A1), 703216(A2)

μPD703216Y \rightarrow μPD703216Y(A), 703216Y(A1), 703216Y(A2)

μPD703217 \rightarrow μPD703217(A), 703217(A1), 703217(A2)

μPD703217Y \rightarrow μPD703217Y(A), 703217Y(A1), 703217Y(A2)

μPD70F3217 \rightarrow μPD70F3217(A)

μPD70F3217Y \rightarrow μPD70F3217Y(A)
```

To find the details of a register where the name is known

→ Refer to APPENDIX C REGISTER INDEX.

To understand the details of an instruction function

→ Refer to the V850ES Architecture User's Manual.

Register format

→ The name of the bit whose number is in angle brackets (<>) in the figure of the register format of each register is defined as a reserved word in the device file.

To understand the overall functions of the V850ES/KJ1

→ Read this manual according to the **CONTENTS**.

To know the electrical specifications of the V850ES/KJ1

→ Refer to CHAPTER 28 ELECTRICAL SPECIFICATIONS (SINGLE-POWER FLASH MEMORY VERSION) (TARGET), CHAPTER 29 ELECTRICAL SPECIFICATIONS (STANDARD PRODUCTS (MASK ROM VERSION AND TWO-POWER FLASH MEMORY VERSION), (A) GRADE PRODUCTS), CHAPTER 30 ELECTRICAL SPECIFICATIONS ((A1) GRADE PRODUCTS) (TARGET), and CHAPTER 31 ELECTRICAL SPECIFICATIONS ((A2) GRADE PRODUCTS) (TARGET).

The "yyy bit of the xxx register" is described as the "xxx.yyy bit" in this manual. Note with caution that even if "xxx.yyy" is described as is in a program, however, the compiler/assembler cannot recognize it correctly.

Conventions

Data significance: Higher digits on the left and lower digits on the right

Active low representation: \overline{xxx} (overscore over pin or signal name)

Memory map address: Higher addresses on the top and lower addresses on the bottom

Note: Footnote for item marked with Note in the text Caution: Information requiring particular attention

Remark: Supplementary information

Numeric representation: Binary ... xxxx or xxxxB

Decimal ... xxxx Hexadecimal ... xxxxH

Prefix indicating power of 2 (address space, memory capacity):

K (kilo): $2^{10} = 1,024$ M (mega): $2^{20} = 1,024^2$ G (giga): $2^{30} = 1,024^3$

Related Documents

The related documents indicated in this publication may include preliminary versions. However, preliminary versions are not marked as such.

Documents related to V850ES/KJ1

Document Name	Document No.
V850ES Architecture User's Manual	U15943E
V850ES/Kx1, V850ES/Kx1+ On-chip Debug User's Manual	U16972E
V850ES/KJ1 Hardware User's Manual	This manual

Documents related to development tools (user's manuals)

Document Name		Document No.
IE-V850ES-G1 (In-Circuit Emulator)		U16313E
IE-703217-G1-EM1 (In-Circuit Emulator Option	Board)	U16594E
CA850 Ver. 2.50 C Compiler Package	Operation	U16053E
	C Language	U16054E
	Assembly Language	U16042E
PM plus Ver. 5.10		U16569E
ID850 Ver. 2.50 Integrated Debugger	Operation	U16217E
SM850 Ver. 2.40 System Simulator	Operation	U15182E
SM850 Ver. 2.00 or Later System Simulator	External Part User Open Interface Specifications	U14873E
RX850 Ver. 3.13 or Later Real-Time OS	Basics	U13430E
	Installation	U13410E
	Technical	U13431E
RX850 Pro Ver. 3.15 Real-Time OS	Basics	U13773E
	Installation	U13774E
	Technical	U13772E
RD850 Ver. 3.01 Task Debugger		U13737E
RD850 Pro Ver. 3.01 Task Debugger		U13916E
AZ850 Ver. 3.20 System Performance Analyzer		U14410E
PG-FP3 Flash Memory Programmer		U13502E
PG-FP4 Flash Memory Programmer		U15260E

CONTENTS

CHAP	ER 1 INTRODUCTION	N	19
1.1	K1 Family Product Li	ineup	19
	1.1.1 V850ES/Kx1+, \	V850ES/Kx1 products lineup	19
	1.1.2 78K0/Kx1+, 78K	K0/Kx1 products lineup	22
1.2	Features		25
1.3	Applications		26
1.4	Ordering Information	n	27
1.5	Pin Configuration (To	op View)	28
1.6	Function Block Conf	figuration	31
1.7	Overview of Function	ns	35
CHAPT	ER 2 PIN FUNCTION	NS	36
2.1	List of Pin Functions	S	36
2.2	Pin Status		45
2.3	Pin I/O Circuits and F	Recommended Connection of Unused Pins	46
2.4	Pin I/O Circuits		49
CHAPT	ER 3 CPU FUNCTION	NS	51
3.1	Features		51
3.2			
	3.2.1 Program registe	er set	53
	3.2.2 System register	set	54
3.3	Operating Modes		60
3.4	Address Space		61
	3.4.1 CPU address sp	pace	61
	3.4.2 Wraparound of 0	CPU address space	62
	3.4.3 Memory map		63
	3.4.4 Areas		65
	3.4.5 Recommended	use of address space	70
	3.4.6 Peripheral I/O re	egisters	73
	3.4.7 Special registers	'S	85
	3.4.8 Cautions		88
СНАРТ	ER 4 PORT FUNCTION	ons	91
4.1	Features		91
4.2	Basic Port Configura	ation	91
4.3	Port Configuration		92
	4.3.1 Port 0		97
	4.3.2 Port 1		100
	4.3.3 Port 3		102
	4.3.4 Port 4		107
	4.3.5 Port 5		109
	4.3.6 Port 6		112
	4.3.7 Port 7		117

	4.3.8 Port 8	118
	4.3.9 Port 9	121
	4.3.10 Port CD	129
	4.3.11 Port CM	130
	4.3.12 Port CS	132
	4.3.13 Port CT	134
	4.3.14 Port DH	136
	4.3.15 Port DL	138
4.4	Block Diagrams	141
4.5	Port Register Setting When Alternate Function Is Used	170
4.6	Cautions	178
	4.6.1 Cautions on bit manipulation instruction for port n register (Pn)	178
	4.6.2 Hysteresis characteristics	179
CHAPT	ER 5 BUS CONTROL FUNCTION	180
5.1	Features	180
5.2	Bus Control Pins	181
	5.2.1 Pin status when internal ROM, internal RAM, or on-chip peripheral I/O is accessed	182
	5.2.2 Pin status in each operation mode	182
5.3	Memory Block Function	183
	5.3.1 Chip select control function	184
5.4	External Bus Interface Mode Control Function	184
5.5	Bus Access	185
	5.5.1 Number of clocks for access	185
	5.5.2 Bus size setting function	185
	5.5.3 Access by bus size	186
5.6	Wait Function	193
	5.6.1 Programmable wait function	193
	5.6.2 External wait function	194
	5.6.3 Relationship between programmable wait and external wait	195
	5.6.4 Programmable address wait function	196
5.7	Idle State Insertion Function	197
5.8	Bus Hold Function	198
	5.8.1 Functional outline	198
	5.8.2 Bus hold procedure	199
	5.8.3 Operation in power save mode	199
5.9	Bus Priority	
5.10	Bus Timing	201
5.11	Cautions	207
CHAPT	ER 6 CLOCK GENERATION FUNCTION	208
6.1	Overview	
6.2	Configuration	
6.3	Registers	
6.4	Operation	
	6.4.1 Operation of each clock	
	6.4.2. Clock output function	215

	6.4.3	External clock input function	215
6.5	PLL F	function	216
	6.5.1	Overview	216
	6.5.2	Register	216
	6.5.3	Usage	
CHAPT	ER 7	16-BIT TIMER/EVENT COUNTER P (TMP)	218
7.1	Overv	riew	218
7.2	Funct	tions	218
7.3	Confi	guration	219
7.4	Regis	ters	221
7.5	Opera	ation	232
	7.5.1	Interval timer mode (TP0MD2 to TP0MD0 bits = 000)	233
	7.5.2	External event count mode (TP0MD2 to TP0MD0 bits = 001)	243
	7.5.3	External trigger pulse output mode (TP0MD2 to TP0MD0 bits = 010)	251
	7.5.4	One-shot pulse output mode (TP0MD2 to TP0MD0 bits = 011)	263
	7.5.5	PWM output mode (TP0MD2 to TP0MD0 bits = 100)	270
	7.5.6	Free-running timer mode (TP0MD2 to TP0MD0 bits = 101)	279
	7.5.7	Pulse width measurement mode (TP0MD2 to TP0MD0 bits = 110)	296
	7.5.8	Timer output operations	
7.6	Elimir	nating Noise on Capture Trigger Input Pin (TIP0a)	303
CLIADT		46 DIT TIMED/EVENT COUNTED O	201
CHAPI	ER 8	16-BIT TIMER/EVENT COUNTER 0	305
8.1	Funct	ions	305
8.2	•	guration	
8.3	•	ters	
8.4	Opera	ation	
	8.4.1	Operation as interval timer	
	8.4.2	PPG output operation	
	8.4.3	Pulse width measurement	
	8.4.4	Operation as external event counter	343
	8.4.5	Square-wave output operation	
	8.4.6	One-shot pulse output operation	
	8.4.7	Cautions	355
СНАРТ	ER 9 8	8-BIT TIMER/EVENT COUNTER 5	360
9.1			
9.1 9.2		gurationguration	
9.2 9.3		gurationters	
9.3 9.4	_	ation	
3.4	9.4.1	Operation as interval timer	
	9.4.1	Operation as external event counter	
	9.4.2	Square-wave output operation	
	9.4.3 9.4.4	8-bit PWM output operation	
	9.4.4	Operation as interval timer (16 bits)	
	9.4.6	Operation as external event counter (16 bits)	
	9.4.7	Square-wave output operation (16-bit resolution)	
	J. 1.1	Take the state of	

	9.4.8 Cautions	379
CHAPT	ER 10 8-BIT TIMER H	380
10.1	Functions	380
10.2	Configuration	380
10.3	Registers	383
10.4	Operation	387
	10.4.1 Operation as interval timer/square wave output	387
	10.4.2 PWM output mode operation	390
	10.4.3 Carrier generator mode operation	396
CHAPT	ER 11 INTERVAL TIMER, WATCH TIMER	403
11.1	Interval Timer BRG	403
	11.1.1 Functions	403
	11.1.2 Configuration	403
	11.1.3 Registers	405
	11.1.4 Operation	407
11.2	Watch Timer	408
	11.2.1 Functions	408
	11.2.2 Configuration	408
	11.2.3 Registers	409
	11.2.4 Operation	411
11.3	Cautions	412
CHAPT	ER 12 WATCHDOG TIMER FUNCTIONS	414
12.1	Watchdog Timer 1	414
	12.1.1 Functions	
	12.1.2 Configuration	416
	12.1.3 Registers	416
	12.1.4 Operation	
12.2	Watchdog Timer 2	
	12.2.1 Functions	
	12.2.2 Configuration	421
	12.2.3 Registers	
	12.2.4 Operation	423
CHAPT	ER 13 REAL-TIME OUTPUT FUNCTION (RTO)	424
13.1	Function	424
13.2	Configuration	425
13.3	Registers	426
13.4	Operation	428
13.5	Usage	429
13.6	Cautions	429
13.7	Security Function	430
CHAPT	ER 14 A/D CONVERTER	432
1/1	Function	432

	Configuration	433
14.3	Registers	435
14.4	Operation	442
	14.4.1 Basic operation	442
	14.4.2 A/D conversion operation	443
	14.4.3 Power fail monitoring function	443
14.5	Cautions	
14.6	How to Read A/D Converter Characteristics Table	450
CHAPTE	ER 15 D/A CONVERTER	454
15.1	Functions	454
15.2	Configuration	455
15.3	Registers	
15.4	Operation	457
	15.4.1 Operation in normal mode	457
	15.4.2 Operation in real-time output mode	
	15.4.3 Cautions	458
CHAPTE	ER 16 ASYNCHRONOUS SERIAL INTERFACE (UART)	459
16.1	Selecting UART2 or I ² C1 Mode	459
16.2	Features	460
16.3	Configuration	461
16.4	Registers	463
16.5	Interrupt Requests	469
16.6	Operation	470
	16.6.1 Data format	470
	16.6.2 Transmit operation	471
	16.6.3 Continuous transmission operation	
	16.6.3 Continuous transmission operation	473
	·	473 477
	16.6.4 Receive operation	473 477 478
	16.6.4 Receive operation	473 477 478 480
16.7	16.6.4 Receive operation	473 477 478 480 481
16.7	16.6.4 Receive operation	473 477 478 480 481
16.7	16.6.4 Receive operation	473 477 480 481 482
16.7	16.6.4 Receive operation	
16.7	16.6.4 Receive operation	
	16.6.4 Receive operation	
16.7	16.6.4 Receive operation	
16.8	16.6.4 Receive operation	
16.8	16.6.4 Receive operation	
16.8 CHAPTE	16.6.4 Receive operation	
16.8 CHAPTE 17.1	16.6.4 Receive operation	
16.8 CHAPTE 17.1 17.2	16.6.4 Receive operation	
16.8 CHAPTE 17.1 17.2 17.3	16.6.4 Receive operation	

	17.4.3 Continuous transfer mode	508
17.5	Output Pins	516
CHAPTI	ER 18 CLOCKED SERIAL INTERFACE A (CSIA) WITH AUTOMATIC	
	TRANSMIT/RECEIVE FUNCTION	517
18.1	Functions	517
18.2	Configuration	
18.3	Registers	
18.4	Operation	
	18.4.1 3-wire serial I/O mode	
	18.4.2 3-wire serial I/O mode with automatic transmit/receive function	
CHAPTI	ER 19 I'C BUS	549
19.1	Selecting UART2 or I ² C1 Mode	549
19.2	Features	
19.3	Configuration	
19.4	Registers	
19.5	Functions	
13.3	19.5.1 Pin configuration	
19.6	I ² C Bus Definitions and Control Methods	
19.0	19.6.1 Start condition	
	19.6.3 Transfer direction specification	
	19.6.4 Acknowledge signal (ACK)	
	19.6.5 Stop condition	
40.7	19.6.6 Wait signal (WAIT)	
19.7	I ² C Interrupt Request Signals (INTIICn)	
	19.7.1 Master device operation	
	19.7.2 Slave device operation (when receiving slave address data (match with address))	
	19.7.3 Slave device operation (when receiving extension code)	
	19.7.4 Operation without communication	
	19.7.5 Arbitration loss operation (operation as slave after arbitration loss)	
	19.7.6 Operation when arbitration loss occurs (no communication after arbitration loss)	
19.8	Interrupt Request Signal (INTIICn) Generation Timing and Wait Control	
19.9	Address Match Detection Method	
	Error Detection	
19.11	Extension Code	596
19.12	? Arbitration	597
19.13	3 Wakeup Function	598
19.14	Communication Reservation	599
	19.14.1 When communication reservation function is enabled (IICFn.IICRSVn bit = 0)	599
	19.14.2 When communication reservation function is disabled (IICFn.IICRSVn bit = 1)	602
19.15	Cautions	603
19.16	Communication Operations	603
	19.16.1 Master operation 1	603
	19.16.2 Master operation 2	605
	19.16.3 Slave operation	606

19.17	Timing of Data Communication	609
CHAPT	ER 20 INTERRUPT/EXCEPTION PROCESSING FUNCTION	616
20.1	Overview	616
	20.1.1 Features	616
20.2	Non-Maskable Interrupts	620
	20.2.1 Operation	623
	20.2.2 Restore	624
	20.2.3 NP flag	625
20.3	Maskable Interrupts	626
	20.3.1 Operation	626
	20.3.2 Restore	628
	20.3.3 Priorities of maskable interrupts	629
	20.3.4 Interrupt control register (xxlCn)	
	20.3.5 Interrupt mask registers 0 to 3 (IMR0 to IMR3)	
	20.3.6 In-service priority register (ISPR)	
	20.3.7 ID flag	
	20.3.8 Watchdog timer mode register 1 (WDTM1)	
20.4	External Interrupt Request Input Pins (NMI, INTP0 to INTP6)	
	20.4.1 Noise elimination	641
	20.4.2 Edge detection	
20.5	Software Exceptions	644
	20.5.1 Operation	644
	20.5.2 Restore	645
	20.5.3 EP flag	646
20.6	Exception Trap	647
	20.6.1 Illegal op code	647
	20.6.2 Debug trap	
20.7	Multiple Interrupt Servicing Control	651
20.8	Interrupt Response Time	
20.9	Periods in Which Interrupts Are Not Acknowledged by CPU	654
20.10	Cautions	654
CHAPT	ER 21 KEY INTERRUPT FUNCTION	655
21.1	Function	655
21.2	Register	
	ŭ	
CHAPT	ER 22 STANDBY FUNCTION	657
22.1	Overview	657
	Registers	
22.2	5	
22.3	HALT Mode	
	22.3.1 Setting and operation status	
00.4	22.3.2 Releasing HALT mode	
22.4	IDLE Mode	
	22.4.1 Setting and operation status	
22 5	22.4.2 Releasing IDLE mode	
ZZ.7	STOP Mode	nn /

	22.5.1 Setting and operation status	667
	22.5.2 Releasing STOP mode	667
	22.5.3 Securing oscillation stabilization time when STOP mode is released	
22.6	Subclock Operation Mode	670
	22.6.1 Setting and operation status	670
	22.6.2 Releasing subclock operation mode	
22.7	Sub-IDLE Mode	
	22.7.1 Setting and operation status	
	22.7.2 Releasing sub-IDLE mode	672
CHAPT	ER 23 RESET FUNCTION	674
23.1	Overview	674
23.2	Configuration	674
23.3	Operation	675
СНАРТ	ER 24 REGULATOR	678
24.1	Overview	678
24.2	Operation	678
СНАРТ	ER 25 ROM CORRECTION FUNCTION	680
25.1	Overview	680
25.2	Registers	681
25.3	ROM Correction Operation and Program Flow	682
СНАРТ	ER 26 FLASH MEMORY (SINGLE POWER)	684
26.1	Features	684
26.2	Memory Configuration	685
26.3	Functional Outline	686
26.4	Rewriting by Dedicated Flash Programmer	688
	26.4.1 Programming environment	688
	26.4.2 Communication mode	689
	26.4.3 Flash memory control	694
	26.4.4 Selection of communication mode	695
	26.4.5 Communication commands	696
	26.4.6 Pin connection	697
26.5		
	Rewriting by Self Programming	702
	26.5.1 Overview	
	26.5.1 Overview	702 703
	26.5.1 Overview	702 703
	26.5.1 Overview	
	26.5.1 Overview	
	26.5.1 Overview	
СНАРТ	26.5.1 Overview	
CHAPT 27.1	26.5.1 Overview	
	26.5.1 Overview	


27.4	Comn	nunication Mode	711
27.5	Pin P	ocessing	714
	27.5.1	VPP pin	714
	27.5.2	Serial interface pins	715
	27.5.3	RESET pin	717
	27.5.4	Port pins	717
	27.5.5	Other signal pins	717
	27.5.6	Power supply	717
27.6	Progr	amming Method	718
	27.6.1	Controlling flash memory	718
	27.6.2	Flash memory programming mode	719
	27.6.3	Selecting communication mode	719
	27.6.4	Communication commands	720
CHAPT	ER 28	ELECTRICAL SPECIFICATIONS (SINGLE-POWER FLASH	
		MEMORY VERSION) (TARGET)	721
CHAPT	ER 29	ELECTRICAL SPECIFICATIONS (STANDARD PRODUCTS (MASK ROM	
		VERSION AND TWO-POWER FLASH MEMORY VERSION), (A) GRADE	
		PRODUCTS)	768
CHAPT	ER 30	ELECTRICAL SPECIFICATIONS ((A1) GRADE PRODUCTS)	
		(TARGET)	815
CHAPT	ER 31	ELECTRICAL SPECIFICATIONS ((A2) GRADE PRODUCTS)	
		(TARGET)	836
CHAPT	ER 32	PACKAGE DRAWING	857
CHAPT	ER 33	RECOMMENDED SOLDERING CONDITIONS	858
APPEN	DIX A	DEVELOPMENT TOOLS	860
A.1	Softw	are Package	862
A.2	Langu	uage Processing Software	862
A.3	Contr	ol Software	862
A.4	Debu	gging Tools (Hardware)	863
	A.4.1	When using in-circuit emulator IE-V850ES-G1	863
	A.4.2	When using in-circuit emulator IE-V850ESK1-ET	863
	A.4.3	When using in-circuit emulator QB-V850ESKX1H	863
A.5	Debu	gging Tools (Software)	864
A.6		dded Software	
A.7		Memory Writing Tools	
APPEN	DIX B	INSTRUCTION SET LIST	866
B.1		entions	
B.2	ınstru	ction Set (in Alphabetical Order)	გნ9

APPENDIX C	REGISTER	INDEX	876
APPENDIX D	REVISION	HISTORY	884
D.1 Modi	ifications fron	n Document Number U15862FJ4V1UD00	884

CHAPTER 1 INTRODUCTION

1.1 K1 Family Product Lineup

1.1.1 V850ES/Kx1+, V850ES/Kx1 products lineup



The function list of the V850ES/Kx1+ is shown below.

	Product Name	V850F	S/KE1+	Vs	350ES/KF	- 1+	V/৪	50ES/KG	1+	V850F	S/KJ1+		
Number of		64		1	80 pins			100 pins			pins		
Internal	Mask ROM	128		_	256	_		256		_	piris		
memory						1	-		-		-		
(KB)	Flash memory	_	128	128	_	256	128	-	256	128	256		
	RAM		1	6		12	6	1	6	6	16		
Supply vol		2.7 to 5.5 V 50 ns @20 MHz											
	nstruction execution time		/IHZ										
Clock	X1 input	2 to 10 MHz											
	Subclock	32.768 kHz											
	Ring-OSC	240 kHz (TY	P.)	Τ.			Ι_			1			
Port	CMOS input	8		8			8			16			
	CMOS I/O	43		59			76			112			
	N-ch open-drain I/O	2		2			4			6			
Timer	16-bit (TMP)	1 ch		1 ch			1 ch			1 ch			
	16-bit (TM0)	1 ch		2 ch			4 ch			6 ch			
	8-bit (TM5)	2 ch		2 ch			2 ch			2 ch			
	8-bit (TMH)	2 ch	2 ch			2 ch			2 ch				
	Interval timer	1 ch	1 ch			1 ch			1 ch				
	Watch	1 ch	1 ch			1 ch			1 ch				
	WDT1	1 ch	1 ch			1 ch			1 ch				
	WDT2	1 ch		1 ch			1 ch 6 bits × 1 ch			1 ch			
RTO		6 bits × 1 ch	+	6 bits × 1 ch			1 ch		6 bits × 2 ch				
Serial	CSI	2 ch		2 ch				2 ch			3 ch 2 ch		
interface	Automatic transmit/receive 3-wire CSI	-		1 ch	1 ch			2 ch					
	UART	1 ch		1 ch			2 ch			2 ch			
	UART supporting LIN-bus	1 ch		1 ch			1 ch			1 ch			
	I ² C ^{Note}	1 ch		1 ch			1 ch			2 ch			
External	Address space	-	-	128 KB	128 KB			3 MB			15 MB		
bus	Address bus	-	-	16 bits			22 bits			24 bits			
	Mode	-	-	Multiple	x only		Multiple	x/separat					
DMA conti	roller	-	_		-		4 ch			4 ch			
10-bit A/D	converter	8 ch		8 ch			8 ch			16 ch			
8-bit D/A c	converter	-	_		-		2 ch			2 ch			
Interrupt	External	9		9			9			9			
	Internal	27		30			42			48			
Key return	input	8 ch		8 ch			8 ch			8 ch			
Reset	RESET pin	Provided											
	POC	2.7 V or less	fixed										
	LVI	3.1 V/3.3 V ±	0.15 V or 3.5	5 V/3.7 V/	3.9 V/4.1	V/4.3 V ±	:0.2 V (se	lectable b	y softwa	re)			
	Clock monitor	Provided (m	onitor by Ring	g-OSC)									
	WDT1	Provided											
	WDT2	Provided											
ROM corre	ection	4			None								
Regulator		None Provided											
Standby fu	ınction	HALT/IDLE/	STOP/sub-ID	LE mode									
Operating	ambient temperature	$T_A = -40 \text{ to } +$	-85°C										
Nata	Only in products with a	I ² C h	() /l 1	- \									


Note Only in products with an I²C bus (Y products)

The function list of the V850ES/Kx1 is shown below.

	Product Name	V850E	S/KE1		V85	0ES/	KF1			V	850ES	/KG1		V850ES/KJ1		
Number of	pins	64	oins		8	30 pin	s				100 p	ins		144 pins		
Internal memory	Mask ROM	128	-	64/ 96	128	-	256	-	64/ 96	12	- 88	256	-	96/128	_	-
(KB)	Flash memory	-	128	-	_	128	_	256	-	_	128	-	256	-	128	256
	RAM	4	1	4	(6	1	12	4		6	,	16		6	16
Supply vol	tage	2.7 to 5.5 V	2.7 to 5.5 V													
Minimum i	nstruction execution time	50 ns @20 N	ЛHz													
Clock	X1 input	2 to 10 MHz														
	Subclock	32.768 kHz														
	Ring-OSC															
Port	CMOS input	8		8					8					16		
	CMOS I/O	43	59					76					112			
	N-ch open-drain I/O	2							4					6		
Timer	16-bit (TMP)	1 ch			-		1 ch	1	- 1 ch					_	1 ch	
	16-bit (TM0)	1 ch		2 ch	l				4 ch					6 ch		
	8-bit (TM5)	2 ch		2 ch	2 ch					h				2 ch		
	8-bit (TMH)	2 ch		2 ch	l				2 cł	h				2 ch		
	Interval timer	1 ch	1 ch	1 ch					h				1 ch			
	Watch	1 ch	1 ch					1 ch				1 ch				
	WDT1	1 ch	1 ch					1 ch				1 ch				
	WDT2	1 ch		1 ch	1 ch				1 ch					1 ch		
RTO		6 bits × 1 ch	6 bit	6 bits × 1 ch				6 bi	its ×	1 ch			6 bits ×	2 ch		
Serial	CSI	2 ch		2 ch					2 ch					3 ch		
interface	Automatic transmit/receive 3-wire CSI	_			1 ch					2 ch				2 ch		
	UART	2 ch			2 ch					2 ch				3 ch		
	UART supporting LIN-bus	-	-	-				-					_			
	I ² C ^{Note}	1 ch		1 ch	1 ch			1 ch					2 ch			
External	Address space	-	-	128 KB				3 MB					15 MB			
bus	Address bus	-	-	16 bits				22 bits					24 bits			
	Mode	-	-	Mult	Multiplex only				Multiplex/separate					1		
DMA conti		-	_			-									_	
10-bit A/D	converter	8 ch		8 ch	1				8 cł	h				16 ch		
8-bit D/A c	converter	-	_			-			2 cł	h				2 ch		
Interrupt	External	8		8					8			1		8		1
	Internal	26		26			29		31			34		40		43
Key return	·	8 ch		8 ch	1				8 cł	h				8 ch		
Reset	RESET pin	Provided														
	POC	None														
	LVI	None														
	Clock monitor	None														
	WDT1	Provided														
	WDT2	Provided														
ROM corre	ection	4														
Regulator	Regulator			Prov	vided											
Standby fu		HALT/IDLE/S	STOP/sub-ID	LE mo	ode											
Operating	ambient temperature	$T_A = -40 \text{ to } +$	-85°C													

Note Only in products with an I²C bus (Y products)

1.1.2 78K0/Kx1+, 78K0/Kx1 products lineup



The function list of the 78K0/Kx1+ is shown below.

Item	Product Name	78K0/	/KB1+	78K0	/KC1+	78K0)/KD1+	7	8K0/KE	1+	78K0/KF1+			
Number of	pins	30 pins		44 pins		52 pins		64 pins	S		80 pins			
Internal memory	Flash memory	8 K	16 K/24 K	16 K	24 K/32 K	16 K	24 K/32 K	16 K	24 K/ 32 K	48 K/ 60 K	60 K			
(byte)	RAM	512	768	512		512	1 K	512	1 K	2 K	2 K			
Supply vol	tage	$V_{DD} = 2.7 \text{ t}$	o 5.5 V											
Minimum ii time	nstruction execution	0.125 μ s (16 MHz, when V_{00} = 4.0 to 5.5 V) 0.24 μ s (8.38 MHz, when V_{00} = 3.3 to 5.5 V) 0.4 μ s (5 MHz, when V_{00} = 2.7 to 5.5 V)												
Clock	X1 input	2 to 16 MF	łz											
	RC	3 to 4 MHz	z (V _{DD} = 2.7	to 5.5 V)					-					
	Sub	-	– 32.768 kHz											
	Ring-OSC	240 kHz (240 kHz (TYP.)											
Port	CMOS I/O	17		19		26		38			54			
	CMOS input	4		8					-					
	CMOS output	1	1											
	N-ch open-drain I/O		-	4										
Timer	16-bit (TM0)	1 ch					2 ch							
	8-bit (TM5)	2 ch	2 ch											
	8-bit (TMH)	1 ch		2 ch										
	Watch		-	1 ch										
	WDT	1 ch												
Serial	3-wire CSI ^{Note}	1 ch					2 ch							
interface	Automatic transmit/ receive 3-wire CSI	_ 1 ch								1 ch				
	UART ^{Note}	- 1 ch												
	UART supporting LIN-bus	1 ch												
10-bit A/D	converter	4 ch		8 ch										
Interrupt	External	6		7		8		9			9			
	Internal	11	12	15		15		16	19		20			
Key return	input	-	_	4 ch		8 ch		•						
Reset	RESET pin	Provided												
	POC	2.1 V ±0.1	V (detectio	n voltage fix	ked)									
	LVI	2.35 V/2.6	V/2.85 V/3	.1 V/3.3 V ±	0.15 V/3.5 \	//3.7 V/3.9	V/4.1 V/4.3 \	V ±0.2 \	/ (select	table by	software)			
	Clock monitor	Provided												
	WDT	Provided												
Clock outp	ut/buzzer output			_		Clock out	put only	Provid	ded					
External bu	us interface	-								Provided				
Multiplier/c	livider							16 bits	s × 16 b	its, 32 b	its ÷ 16 bits			
ROM corre	ection				_					Provided	_			
Self progra	amming function	Provided												
On-chip de	ebug function	Function p	rovided onl	y in <i>μ</i> PD78l	F0114HD, 7	8F0124HD	, 78F0138HI	D, and 7	'8F0148	BHD				
Standby fu	nction	HALT/STC	OP mode											
Operating	ambient temperature	-40 to +85	-40 to +85°C											
			ion nin o											

Note If the pin is an alternate-function pin, either function is selected for use.

The function list of the 78K0/Kx1 is shown below.

Item	Product Name		BK0/KE	31	78K0/KC1			7	78K0/KD1			7	8K0/KE	≣1		78K0/KF1		
Number of	f pins	30 pins				44 pir	ns		52 pins	3			64 pins	3			80 pins	3
Internal memory	Mask ROM	8 K	16 K/ 24 K	-	8 K/ 16 K	24 K	<i>y</i> –	8 K/ 16 K	24 K/	-	8 K/ 16 K	24 K/	-	48 K/ 60 K	-	24 K/ 32 K	48 K/	-
(byte)	Flash memory	-	-	24 K		_	32 K		_	32 K		_	32 K	-	60 K		_	60 K
	RAM	512	70	68	512		1 K	512	1	K	512	1	K	2	K	1 K	2	K
Supply vol	tage								V _{DD} =	2.7 to	5.5 V							
Minimum i	nstruction execution	0.24 μ	s (8.38	Hz, whei MHz, wl z, when	nen Voo	= 3.3	to 5.5 V)	<regc connected="" pin="" to="" v<sub="">DD> 0.2 μs (10 MHz, when V_{DD} = 4.0 to 5.5 V) 0.24 μs (8.38 MHz, when V_{DD} = 3.3 to 5.5 V) 0.4 μs (5 MHz, when V_{DD} = 2.7 to 5.5 V)</regc>										
Clock	X1 input		2 to 10 MHz															
	Sub	– 32.768 kHz																
	RC	_																
	Ring-OSC		240 kHz (TYP.)															
Port	CMOS I/O		17			19			26				38				54	
	CMOS input	4 8																
	CMOS output	1																
	N-ch open-drain I/O	- 4																
Timer	16-bit (TM0)		1 ch 2 ch							1 ch	2	ch						
	8-bit (TM5)	1 ch 2 ch																
	8-bit (TMH)	2 ch																
	Watch	- 1 ch																
	WDT	1 ch																
Serial	3-wire CSI ^{Note}						1 ch						2	ch		1 ch	2	ch
interface	Automatic transmit/ receive 3-wire CSI	- 1 ch																
	UART ^{Note}	-								1	ch							
	UART supporting LIN-bus	1 ch																
10-bit A/D	converter		4 ch					1			8	ch				ı		
Interrupt	External		6			7			8				9				9	
	Internal	11	1	2			•	5			16		1	9		17	2	20
Key return	input		_			4 ch	1						8 ch					
Reset	RESET pin								F	Provide	d							
	POC					2.85	V ±0.1	5 V/3.5	V ±0.2	0 V (se	electabl	e by a	mask c	option)				
	LVI			3.1	V/3.3	V ±0.	15 V/3.	5 V/3.7	V/3.9 \	//4.1 V	/4.3 V =	±0.2 V	(selecta	able by	softwa	are)		
	Clock monitor								F	Provide	d							
	WDT							1	F	Provide	d							
Clock outp	out/buzzer output			-	-			Clo	ock out	put				Prov	/ided			
Multiplier/c	divider					-						16	$\text{bits} \times$	16 bits,	, 32 bit	s ÷ 16 l	oits	
ROM corre	ection	- Provided -																
Standby fu	ınction								HALT	/STOP	mode							
	ambient temperature	Standard products, special grade (A) products: -40 to +85°C Special grade (A1) products: -40 to +110°C (mask ROM version), -40 to +105°C (flash memory version) Special grade (A2) products: -40 to +125°C (mask ROM version)																

 $\textbf{Note} \quad \text{If the pin is an alternate-function pin, either function is selected for use.}$

1.2 Features

- O Minimum instruction execution time: 50 ns (operation at main clock (fxx) = 20 MHz)
- O General-purpose registers: 32 bits × 32 registers
- O CPU features: Signed multiplication (16 \times 16 \rightarrow 32): 1 to 2 clocks

(Instructions without creating register hazards can be continuously executed in parallel)

Saturated operations (overflow and underflow detection functions are included)

32-bit shift instruction: 1 clock Bit manipulation instructions

Load/store instructions with long/short format

O Memory space: 64 MB of linear address space

Memory block division function: 2 MB, 2 MB, 4 MB, 8 MB (Total of 4 blocks)

Internal memory

μPD703216, 703216Y (Mask ROM: 96 KB/RAM: 6 KB) μPD703217, 703217Y (Mask ROM: 128 KB/RAM: 6 KB) μPD70F3217, 70F3217Y, 70F3217H, 70F3217HY (Flash memory: 128 KB/RAM: 6 KB) μPD70F3218H, 70F3218HY (Flash memory: 256 KB/RAM: 16 KB)

· External bus interface

Separate bus/multiplex bus output selectable

8-/16-bit data bus sizing function

Wait function

- Programmable wait function
- · External wait function

Idle state function

Bus hold function

O Interrupts and exceptions

Non-maskable interrupts: 3 sources

Maskable interrupts: 43 sources (μPD703216, 703217, 70F3217, 70F3217H)

45 sources (μPD703216Y, 703217Y, 70F3217Y, 70F3217HY)

46 sources (μPD70F3218H) 48 sources (μPD70F3218HY)

Software exceptions: 32 sources
Exception trap: 1 source

O I/O lines: Total: 128

O Key interrupt function

O Timer function

16-bit timer/event counter P: 1 channel (μPD70F3218H, 70F3218HY only)

16-bit timer/event counter 0: 6 channels
8-bit timer/event counter 5: 2 channels
8-bit timer H: 2 channels
8-bit interval timer BRG: 1 channel
Watch timer/interval timer: 1 channel

Watchdog timers

Watchdog timer 1 (also usable as oscillation stabilization timer): 1 channel Watchdog timer 2: 1 channel

O Serial interface

Asynchronous serial interface (UART): 3 channels 3-wire serial I/O (CSI0): 3 channels 3-wire serial I/O (with automatic transmit/receive function) (CSIA): 2 channels I^2C bus interface (I^2C): 2 channels (μ PD703216Y, 703217Y, 70F3217Y, 70F3217HY, 70F3218HY)

- O A/D converter: 10-bit resolution \times 16 channels
- O D/A converter: 8-bit resolution × 2 channels
- O Real-time output port: 6 bits × 2 channels
- O Standby functions: HALT/IDLE/STOP modes, subclock/sub-IDLE modes
- O ROM correction: 4 correction addresses specifiable
- O Clock generator

Main clock oscillation (fx)/subclock oscillation (fxT)

CPU clock (fcpu) 7 steps (fxx, fxx/2, fxx/4, fxx/8, fxx/16, fxx/32, fxt)

Clock-through mode/PLL mode selectable

- O Reset
 - Reset by RESET pin
 - Reset by overflow of watchdog timer 1 (WDTRES1)
 - Reset by overflow of watchdog timer 2 (WDTRES2)
- O Package: 144-pin plastic LQFP (fine pitch) (20 × 20)

1.3 Applications

- O Automotive
 - System control of body electrical system (power windows, keyless entry reception, etc.)
 - · Submicrocontroller of control system
- O Home audio, car audio
- O AV equipment
- O PC peripheral devices (keyboards, etc.)
- O Household appliances
 - · Outdoor units of air conditioners
 - · Microwave ovens, rice cookers
- O Industrial devices
 - Pumps
 - · Vending machines
 - FA

1.4 Ordering Information

Part Number	Package	Quality Grade
μ PD703216GJ-××-UEN	144-pin plastic LQFP (fine pitch) (20 \times 20)	Standard
μPD703216YGJ-×××-UEN	144-pin plastic LQFP (fine pitch) (20 \times 20)	Standard
μ PD703217GJ-××-UEN	144-pin plastic LQFP (fine pitch) (20 \times 20)	Standard
μPD703217YGJ-×××-UEN	144-pin plastic LQFP (fine pitch) (20 \times 20)	Standard
μ PD70F3217GJ-UEN	144-pin plastic LQFP (fine pitch) (20 \times 20)	Standard
μ PD70F3217YGJ-UEN	144-pin plastic LQFP (fine pitch) (20 \times 20)	Standard
μ PD70F3217HGJ-UEN ^{Note}	144-pin plastic LQFP (fine pitch) (20 \times 20)	Standard
μ PD70F3217HYGJ-UEN $^{ exttt{Note}}$	144-pin plastic LQFP (fine pitch) (20 \times 20)	Standard
μ PD70F3218HGJ-UEN ^{Note}	144-pin plastic LQFP (fine pitch) (20 \times 20)	Standard
μ PD70F3218HYGJ-UEN $^{ exttt{Note}}$	144-pin plastic LQFP (fine pitch) (20 \times 20)	Standard
μPD703216GJ(A)-×××-UEN	144-pin plastic LQFP (fine pitch) (20 \times 20)	Special
μPD703216YGJ(A)-×××-UEN	144-pin plastic LQFP (fine pitch) (20 \times 20)	Special
μPD703217GJ(A)-×××-UEN	144-pin plastic LQFP (fine pitch) (20 \times 20)	Special
μ PD703217YGJ(A)-×××-UEN	144-pin plastic LQFP (fine pitch) (20 \times 20)	Special
μPD70F3217GJ(A)-UEN ^{Note}	144-pin plastic LQFP (fine pitch) (20 \times 20)	Special
μ PD70F3217YGJ(A)-UEN ^{Note}	144-pin plastic LQFP (fine pitch) (20 \times 20)	Special
μ PD703216GJ(A1)-×××-UEN ^{Note}	144-pin plastic LQFP (fine pitch) (20 \times 20)	Special
μ PD703216YGJ(A1)-××-UEN ^{Note}	144-pin plastic LQFP (fine pitch) (20 \times 20)	Special
μ PD703217GJ(A1)-×××-UEN ^{Note}	144-pin plastic LQFP (fine pitch) (20 \times 20)	Special
μ PD703217YGJ(A1)-××-UEN ^{Note}	144-pin plastic LQFP (fine pitch) (20 \times 20)	Special
μ PD703216GJ(A2)-×××-UEN ^{Note}	144-pin plastic LQFP (fine pitch) (20 \times 20)	Special
μ PD703216YGJ(A2)-××-UEN ^{Note}	144-pin plastic LQFP (fine pitch) (20 \times 20)	Special
μ PD703217GJ(A2)-×××-UEN ^{Note}	144-pin plastic LQFP (fine pitch) (20 \times 20)	Special
μ PD703217YGJ(A2)-××-UEN ^{Note}	144-pin plastic LQFP (fine pitch) (20 \times 20)	Special

Note Under development

Remark ××× indicates ROM code suffix.


Please refer to "Quality Grades on NEC Semiconductor Devices" (Document No. C11531E) published by NEC Electronics Corporation to know the specification of the quality grade on the device and its recommended applications.

1.5 Pin Configuration (Top View)

144-pin plastic LQFP (fine pitch) (20 \times 20)

 μ PD703216GJ-×××-UEN μPD70F3218HGJ-UEN μ PD703216YGJ-××-UEN μPD70F3218HYGJ-UEN μ PD703217GJ-×××-UEN μ PD703216GJ(A)-××-UEN μ PD703217YGJ-×××-UEN μ PD703216YGJ(A)-×××-UEN μPD70F3217GJ-UEN μ PD703217GJ(A)-×××-UEN μ PD70F3217YGJ-UEN μ PD703217YGJ(A)-××-UEN μ PD70F3217HGJ-UEN μ PD70F3217GJ(A)-UEN μ PD70F3217HYGJ-UEN μPD70F3217YGJ(A)-UEN

μPD703216GJ(A1)-×××-UEN μPD703216YGJ(A1)-×××-UEN μPD703217GJ(A1)-×××-UEN μPD703217YGJ(A1)-×××-UEN μPD703216GJ(A2)-×××-UEN μPD703216YGJ(A2)-×××-UEN μPD703217GJ(A2)-×××-UEN μPD703217YGJ(A2)-×××-UEN



Notes 1. IC pin: Connect directly to Vss (μPD703216, 703216Y, 703217Y).

VPP pin: Connect to Vss in normal operation mode (μ PD70F3217, 70F3217Y).

FLMD0 pin: Connect to Vss in normal operation mode (μ PD70F3217H, 70F3217HY, 70F3218H,

70F3218HY).

FLMD1 pin: Used only in the μ PD70F3217H, 70F3217HY, 70F3218H, and 70F3218HY.

2. When using a regulator, connect the REGC pin to Vss via a 10 μ F capacitor.

When not using a regulator, connect the REGC pin directly to VDD.

- 3. In the μPD70F3218H and 70F3218HY, care must be exercised in processing the P05 pin when reset is released. For details, refer to 4.3.1 (5) Cautions.
- **4.** The TIP00, TOP00, TIP01, and TOP01 pins can be used only in the μ PD70F3218H, and 70F3218HY.
- **5.** The SCL0, SDA0, SCL1, and SDA1 pins can be used only in the μ PD703216Y, 703217Y, 70F3217Y, 70F3217HY, and 70F3218HY.

Caution Make EV $\mbox{\scriptsize DD}$ the same potential as $\mbox{\scriptsize VDD}.$

 BV_{DD} can be used when $V_{DD} = EV_{DD} \ge BV_{DD}$.

Pin identification

A0 to A23: Address bus $\overline{\text{RD}}$: Read strobe AD0 to AD15: Address/data bus REGC: Regulator control

ANI0 to ANI15: Analog input RESET: Reset

ANO0, ANO1: Analog output RTP00 to RTP05,

ASCK0: Asynchronous serial clock RTP10 to RTP15: Real-time output port

ASTB: Address strobe RXD0 to RXD2: Receive data

AVREFO, AVREF1: Analog reference voltage SCK00 to SCK02,

AVss: Ground for analog SCKA0, SCKA1: Serial clock
BVpp: Power supply for bus interface SCL0, SCL1: Serial clock
BVss: Ground for bus interface SDA0, SDA1: Serial data

CLKOUT: Clock output SI00 to SI02,

CS0 to CS3: Chip select SIA0, SIA1: Serial input

EV_{DD}: Power supply for port SO00 to SO02,

EVss: Ground for port SOA0, SOA1: Serial output

FLMD0, FLMD1 Flash programming mode TI000, TI001, HLDAK: Hold acknowledge TI010, TI011, HLDRQ: Hold request TI020, TI021, IC: Internally connected TI030, TI031, INTP0 to INTP6: External interrupt input TI040, TI041, Key return KR0 to KR7: TI050, TI051,

NMI: Non-maskable interrupt request TI50, TI51,

P00 to P06: Port 0 TIP00, TIP01: Timer input

P10, P11: Port 1 T000 to T005, P30 to P39: Port 3 T050, T051, P40 to P42: Port 4 T0H0, T0H1,

 P50 to P55:
 Port 5
 TOP00, TOP01:
 Timer output

 P60 to P615:
 Port 6
 TXD0 to TXD2:
 Transmit data

 P70 to P715:
 Port 7
 Vpb:
 Power supply

P80, P81: Port 8 VPP: Programming power supply


P90 to P915: Port 9 Vss: Ground PCD0 to PCD3: Port CD WAIT: Wait

WR0: PCM0 to PCM5: Port CM Lower byte write strobe WR1: PCS0 to PCS7: Port CS Upper byte write strobe PCT0 to PCT7: Port CT X1, X2: Crystal for main clock PDH0 to PDH7: Port DH XT1, XT2: Crystal for subclock

PDL0 to PDL15: Port DL

1.6 Function Block Configuration

(1) Internal block diagram



(2) Internal units

(a) CPU

The CPU uses five-stage pipeline control to enable single-clock execution of address calculations, arithmetic logic operations, data transfers, and almost all other types of instruction processing.

Other dedicated on-chip hardware, such as a multiplier (16 bits \times 16 bits \rightarrow 32 bits) and a barrel shifter (32 bits) help accelerate complex processing.

(b) Bus control unit (BCU)

The BCU starts a required external bus cycle based on the physical address obtained by the CPU.

When an instruction is fetched from external memory space and the CPU does not send a bus cycle start request, the BCU generates a prefetch address and prefetches the instruction code. The prefetched instruction code is stored in an internal instruction queue.

(c) ROM

This consists of a 256 KB, 128 KB, or 96 KB mask ROM or flash memory mapped to the address spaces from 0000000H to 003FFFFH, 0000000H to 001FFFFH, or 0000000H to 0017FFFH, respectively.

ROM can be accessed by the CPU in one clock cycle during instruction fetch.

(d) RAM

This consists of a 16 KB or 6 KB RAM mapped to the address spaces from 3FFB000H to 3FFEFFFH or 3FFD800H to 3FFEFFFH.

RAM can be accessed by the CPU in one clock cycle during data access.

(e) Interrupt controller (INTC)

This controller handles hardware interrupt requests (NMI, INTP0 to INTP6) from on-chip peripheral hardware and external hardware. Eight levels of interrupt priorities can be specified for these interrupt requests, and multiplexed servicing control can be performed.

(f) Clock generator (CG)

A main clock oscillator and subclock oscillator are provided and generate the main clock oscillation frequency (fx) and subclock frequency (fxT), respectively.

There are two modes: In the clock-through mode, fx is used as the main clock frequency (fxx) as is. In the PLL mode, fx is used multiplied by 4.

The CPU clock frequency (fcpu) can be selected from among fxx, fxx/2, fxx/4, fxx/8, fxx/16, fxx/32, and fxt.

(g) Timer/counter

Six 16-bit timer/event counter 0 channels, one 16-bit timer/event counter P channel^{Note}, and two 8-bit timer/event counter 5 channels are incorporated, enabling measurement of pulse intervals and frequency as well as programmable pulse output.

Two 8-bit timer/event counter 5 channels can be connected in cascade to configure a 16-bit timer.

Two 8-bit timer H channels enabling programmable pulse output are provided on chip.

Note μ PD70F3218H, 70F3218HY only

(h) Watch timer

This timer counts the reference time (0.5 seconds) for counting the clock from the subclock (32.768 kHz) or fbrg (32.768 kHz) from the clock generator. At the same time, the watch timer can be used as an interval timer.

(i) Watchdog timer

Two watchdog timer channels are provided on chip to detect program loops and system abnormalities. Watchdog timer 1 can be used as an interval timer. When used as a watchdog timer, it generates a non-maskable interrupt request signal (INTWDT1) or system reset signal (WDTRES1) after an overflow occurs. When used as an interval timer, it generates a maskable interrupt request signal (INTWDTM1) after an overflow occurs.

Watchdog timer 2 operates by default following reset release.

It generates a non-maskable interrupt request signal (INTWDT2) or system reset signal (WDTRES2) after an overflow occurs.

(j) Serial interface (SIO)

The V850ES/KJ1 includes four kinds of serial interfaces: an asynchronous serial interface (UARTn), a clocked serial interface (CSI0n), a clocked serial interface with an automatic transmit/receive function (CSIAm), and an I²C bus interface (I²Cm). The μ PD703216, 703217, 70F3217H, and 70F3218H can simultaneously use up to eight channels, and the μ PD703216Y, 703217Y, 70F3217HY, and 70F3218HY up to nine channels.

For UARTn, data is transferred via the TXDn and RXDn pins.

For CSI0n, data is transferred via the SO0n, SI0n, and SCK0n pins.

For CSIAm, data is transferred via the SOAm, SIAm, and SCKAm pins.

For I²Cm, data is transferred via the SDAm and SCLm pins.

 I^{2} Cm is provided only in the μ PD703216Y, 703217Y, 70F3217Y, 70F3217HY, and 70F3218HY.

Remark n = 0 to 2m = 0, 1

(k) A/D converter

This high-speed, high-resolution 10-bit A/D converter includes 16 analog input pins. Conversion is performed using the successive approximation method.

(I) D/A converter

Two 8-bit resolution D/A converter channels are included on chip. The D/A converter uses the R-2R ladder method.

(m) ROM correction

This function is used to replace part of a program in the mask ROM with that contained in the internal RAM. Up to four correction addresses can be specified.

(n) Key interrupt function

A key interrupt request signal (INTKR) can be generated by inputting a falling edge to the eight key input pins.

(o) Real-time output function

This function transfers 6-bit data set beforehand to output latches upon occurrence of a timer compare register match signal.

A 2-channel 6-bit data real-time output function is provided on chip.

(p) Ports

As shown below, the following ports have general-purpose port functions and control pin functions.

Port	I/O	Alternate Function
P0	7-bit I/O	NMI, external interrupt, timer output
P1	2-bit I/O	D/A converter analog output
P3	10-bit I/O	Serial interface, timer I/O
P4	3-bit I/O	Serial interface
P5	6-bit I/O	Serial interface, timer I/O, key interrupt function, real-time output function
P6	16-bit I/O	Serial interface, timer I/O, real-time output function
P7	16-bit input	A/D converter analog input
P8	2-bit I/O	Serial interface
P9	16-bit I/O	External address bus, serial interface, timer I/O, external interrupt, key interrupt function
PCD	4-bit I/O	_
PCM	6-bit I/O	External bus control signal
PCS	8-bit I/O	Chip select output
PCT	8-bit I/O	External bus control signal
PDH	8-bit I/O	External address bus
PDL	16-bit I/O	External address/data bus

1.7 Overview of Functions

Р	art Number		03216/ 03216Y	μPD703217/ μPD703217Y	μPD70F3217/ μPD70F3217Y	μPD70F3217H/ μPD70F3217HY	μPD70F3218H/ μPD70F3218HY					
Internal memory	ROM	96	KB	128 KB	128 KB (two-power flash memory)	128 KB (single-power flash memory)	256 KB (single-power flash memory)					
	High-speed RAM		I	6	KB		16 KB					
Buffer RA	M											
Memory	Logical space				64 MB							
space	External memory area		15 MB									
External b	Dus interface	Address bus: 24 bits Data bus: 8/16 bits Multiplex bus mode/separate bus mode										
General-p	ourpose registers	32 bits × 32 registers										
Main clock		Ceramic/crystal/external clock										
(oscillation	n frequency)	When F	PLL not used	2 to 10 MHz ^{Note}	1: 2.7 to 5.5 V							
		When PLL used	REGC pin connected directly to \	V, 2 to 2.5 MH (A1) grade pro 2 to 3 MHz: 3.	ducts: 2 to 5 MHz: 4.5 to	5.5 V, 2 to 4 MHz: 4.0 to	o 5.5 V,					
			10 µF capacitor connected to REGC pin Standard products, (A) grade products, (A1) grade products, (A2) grade products, (A3) grade products, (A4) grade products, (A5) grade produ									
Subclock (oscillation	n frequency)		Crystal/external clock (32.768 kHz)									
Minimum execution	instruction time			50 ns (Wher	main clock operated at	(fxx) = 20 MHz)						
DSP funct	tion	$32 \times 32 = 64$: 200 to 250 ns (at 20 MHz) $32 \times 32 + 32 = 32$: 300 ns (at 20 MHz) $16 \times 16 = 32$: 50 to 100 ns (at 20 MHz) $16 \times 16 + 32 = 32$: 150 ns (at 20 MHz)										
I/O ports		128 • Input: 16 • I/O: 112		e, N-ch open-drain ou	tput selectable: 6, fixed to	o N-ch open-drain outpu	t: 12)					
Timer		16-bit timer/event counter 0: 6 channels 8-bit timer/event counter 5: 2 channels (16-bit timer/event counter: usable as 1 channel) 8-bit timer H: 2 channels Watch timer: 1 channel 8-bit interval timer: 1 channel Watchdog timer: 2 channels										
Real-time	output port			2 channe	els: 4 bits \times 1, 2 bits \times 1, c	or 6 bits × 1						
A/D conve	erter			10	0-bit resolution × 16 chan	nels						
D/A conve	erter			3	B-bit resolution × 2 chann	els						
Serial interface CSI: 3 channels CSIA (with automatic transmit/receive function): 2 channels UART: 3 channels/2 channels ^{Note 2} UART/I ² C bus: 1 channel ^{Note 2} I ² C bus: 1 channel ^{Note 2} Dedicated baud rate generator: 3 channels												
Interrupt s	sources	External: 9	9 (9) ^{Note 3} , interi	nal: 38/40 ^{Note 2}			External: 9 (9) ^{Note 3} , internal: 41/43 ^{Note 2}					
Power sav	ve function				STOP/IDLE/HALT		1					
Operating	supply voltage	Standard products, (A) grade products: 4.5 to 5.5 V (at 20 MHz)/4.0 to 5.5 V (at 16 MHz)/2.7 to 5.5 V (at 10 MHz) (A1) grade products (mask version only): 4.5 to 5.5 V (at 20 MHz)/4.0 to 5.5 V (at 16 MHz)/3.5 to 5.5 V (at 12 MHz) (A2) grade products (mask version only): 4.0 to 5.5 V (at 16 MHz)/3.5 to 5.5 V (at 12 MHz)										
Package		-	· · ·	144-pin p	astic LQFP (fine pitch) (2	20 × 20 mm)						

- **Notes 1.** In the μ PD70F3217H, 70F3217HY, 70F3218H, 70F3218HY: 2 to 8 MHz (these values may change after evaluation)
 - 2. Only in products with an I²C bus (Y products).
 - **3.** The figure in parentheses indicates the number of external interrupts for which STOP mode can be released.

CHAPTER 2 PIN FUNCTIONS

The names and functions of the pins of the V850ES/KJ1 are described below, divided into port pins and non-port pins.

The pin I/O buffer power supplies are divided into three systems; AVREF0/AVREF1, BVDD, and EVDD. The relationship between these power supplies and the pins is shown below.

Table 2-1. Pin I/O Buffer Power Supplies

Power Supply	Corresponding Pins
AV _{REF0}	Port 7
AV _{REF1}	Port 1
BV _{DD}	Ports CD, CM, CS, CT, DH, DL
EV _{DD}	RESET, ports 0, 3 to 6, 8, 9

2.1 List of Pin Functions

(1) Port pins

(1/4)

Pin Name	Pin No.	I/O	Pull-up Resistor	Function	Alternate Function
P00	6	I/O	Yes	Port 0	ТОН0
P01	7			I/O port	TOH1
P02	17			Input/output can be specified in 1-bit units.	NMI
P03	18				INTP0
P04	19				INTP1
P05 ^{Note 1}	20				INTP2
P06	21				INTP3
P10	3	I/O	Yes	Port 1	ANO0
P11	4			I/O port Input/output can be specified in 1-bit units.	ANO1
P30	25	I/O	Yes	Port 3	TXD0
P31	26			I/O port	RXD0
P32	27			Input/output can be specified in 1-bit units. P36 to P39 are fixed to N-ch open-drain	ASCK0
P33	28			output.	TI000/TO00/TIP00 ^{Note 3} / TOP00 ^{Note 3}
P34	29				TI001/TIP01 ^{Note 3} /TOP01 ^{Note 3}
P35	30				TI010/TO01
P36	31		No ^{Note 2}		_
P37	32				-
P38	35				SDA0 ^{Note 4}
P39	36				SCL0 ^{Note 4}

Notes 1. In the μPD70F3218H and 70F3218HY, care must be exercised in processing the P05 pin when reset is released. For details, refer to 4.3.1 (5) Cautions.

- 2. An on-chip pull-up resistor can be provided by a mask option (only in the mask ROM versions).
- **3.** Only in the μ PD70F3218H, 70F3218HY
- **4.** Only in products with an I²C bus (Y products)

(2/4)

Pin Name	Pin No.	I/O	Pull-up Resistor	Function	Alternate Function
P40	22	I/O	Yes	Port 4 I/O port	SI00
P41	23			Input/output can be specified in 1-bit units.	SO00
P42	24			P41 and P42 can be specified as N-ch opendrain output in 1-bit units.	SCK00
P50	37	I/O	Yes	Port 5	TI011/RTP00/KR0
P51	38			I/O port	TI50/RTP01/KR1
P52	39			Input/output can be specified in 1-bit units. P54 and P55 can be specified as N-ch open-	TO50/RTP02/KR2
P53	40			drain output in 1-bit units.	SIA0/RTP03/KR3
P54	41				SOA0/RTP04/KR4
P55	42				SCKA0/RTP05/KR5
P60	43	I/O	Yes	Port 6	RTP10
P61	44			I/O port	RTP11
P62	45			Input/output can be specified in 1-bit units. P67 and P68 can be specified as N-ch open-	RTP12
P63	46			drain output in 1-bit units.	RTP13
P64	47			P614 and P615 are fixed to N-ch open-drain	RTP14
P65	48			output.	RTP15
P66	49				SI02
P67	50				SO02
P68	51				SCK02
P69	52				TI040
P610	53				TI041
P611	54				TO04
P612	55				TI050
P613	56				TI051/TO05
P614	57		No ^{Note}		_
P615	58				-
P70	144	Input	No	Port 7	ANI0
P71	143			Input port	ANI1
P72	142				ANI2
P73	141				ANI3
P74	140				ANI4
P75	139				ANI5
P76	138				ANI6
P77	137				ANI7
P78	136				ANI8
P79	135				ANI9
P710	134				ANI10
P711	133				ANI11
P712	132				ANI12

Note An on-chip pull-up resistor can be provided by a mask option (only in the mask ROM versions).

(3/4)

Pin Name	Pin No.	I/O	Pull-up Resistor	Function	Alternate Function
P713	131	Input	No	Port 7	ANI13
P714	130			Input port	ANI14
P715	129				ANI15
P80	59	I/O	Yes	Port 8	RXD2/SDA1 ^{Note}
P81	60			I/O port Input/output can be specified in 1-bit units. N-ch open-drain output can be specified in 1-bit units.	TXD2/SCL1 ^{Note}
P90	61	I/O	Yes	Port 9	A0/TXD1/KR6
P91	62			I/O port	A1/RXD1/KR7
P92	63			Input/output can be specified in 1-bit units. P98, P99, P911, and P912 can be specified	A2/TI020/TO02
P93	64			as N-ch open-drain output in 1-bit units.	A3/TI021
P94	65				A4/TI030/TO03
P95	66				A5/TI031
P96	67				A6/TI51/TO51
P97	68				A7/SI01
P98	69				A8/SO01
P99	70				A9/SCK01
P910	71				A10/SIA1
P911	72				A11/SOA1
P912	73				A12/SCKA1
P913	74				A13/INTP4
P914	75				A14/INTP5
P915	76				A15/INTP6
PCD0	77	I/O	No	Port CD	-
PCD1	78			I/O port	-
PCD2	79			Input/output can be specified in 1-bit units.	-
PCD3	80				_
PCM0	85	I/O	No	Port CM	WAIT
PCM1	86			I/O port	CLKOUT
PCM2	87			Input/output can be specified in 1-bit units.	HLDAK
PCM3	88				HLDRQ
PCM4	89				-
PCM5	90				-
PCS0	81	I/O	No	Port CS	CS0
PCS1	82			I/O port	CS1
PCS2	83			Input/output can be specified in 1-bit units.	CS2
PCS3	84				CS3
PCS4	91]			_
PCS5	92				_
PCS6	93				_
PCS7	94	1			_

Note Only in products with an I²C bus (Y products)

(4/4)

Pin Name	Pin No.	I/O	Pull-up Resistor	Function	Alternate Function
PCT0	95	I/O	No	Port CT	WR0
PCT1	96			I/O port	WR1
PCT2	97			Input/output can be specified in 1-bit units.	_
PCT3	98				_
PCT4	99				RD
PCT5	100				_
PCT6	101				ASTB
PCT7	102				-
PDH0	121	I/O	No	Port DH	A16
PDH1	122			I/O port	A17
PDH2	123			Input/output can be specified in 1-bit units.	A18
PDH3	124				A19
PDH4	125				A20
PDH5	126				A21
PDH6	127				A22
PDH7	128				A23
PDL0	105	I/O	No	Port DL	AD0
PDL1	106			I/O port	AD1
PDL2	107			Input/output can be specified in 1-bit units.	AD2
PDL3	108				AD3
PDL4	109				AD4
PDL5	110				AD5/FLMD1 ^{Note}
PDL6	111				AD6
PDL7	112				AD7
PDL8	113				AD8
PDL9	114				AD9
PDL10	115				AD10
PDL11	116				AD11
PDL12	117				AD12
PDL13	118				AD13
PDL14	119				AD14
PDL15	120				AD15

Note Only in the μ PD70F3217H, 70F3217HY, 70F3218H, 70F3218HY

(2) Non-port pins

(1/5)

Pin Name	Pin No.	I/O	Pull-up Resistor	Function	Alternate Function
A0	61	Output	Yes	Address bus for external memory	P90/TXD1/KR6
A1	62			(when using a separate bus)	P91/RXD1/KR7
A2	63				P92/TI020/TO02
А3	64				P93/TI021
A4	65				P94/TI030/TO03
A5	66				P95/TI031
A6	67				P96/TI51/TO51
A7	68				P97/SI01
A8	69				P98/S001
A9	70				P99/SCK01
A10	71				P910/SIA1
A11	72				P911/SOA1
A12	73				P912/SCKA1
A13	74]			P913/INTP4
A14	75				P914/INTP5
A15	76				P915/INTP6
A16	121	Output	No	Address bus for external memory	PDH0
A17	122				PDH1
A18	123				PDH2
A19	124				PDH3
A20	125				PDH4
A21	126				PDH5
A22	127				PDH6
A23	128				PDH7
AD0	105	I/O	No	Address/data bus for external memory	PDL0
AD1	106				PDL1
AD2	107				PDL2
AD3	108				PDL3
AD4	109				PDL4
AD5	110				PDL5/FLMD1 ^{Note}
AD6	111				PDL6
AD7	112				PDL7
AD8	113				PDL8
AD9	114				PDL9
AD10	115				PDL10
AD11	116				PDL11
AD12	117				PDL12
AD13	118				PDL13
AD14	119				PDL14
AD15	120				PDL15

Note Only in the μ PD70F3217H, 70F3217HY, 70F3218H, 70F3218HY

(2/5)

Pin Name	Pin No.	I/O	Pull-up Resistor	Function	Alternate Function
ANI0	144	Input	No	Analog voltage input for A/D converter	P70
ANI1	143				P71
ANI2	142				P72
ANI3	141				P73
ANI4	140				P74
ANI5	139				P75
ANI6	138				P76
ANI7	137				P77
ANI8	136				P78
ANI9	135				P79
ANI10	134	1			P710
ANI11	133				P711
ANI12	132				P712
ANI13	131	1			P713
ANI14	130				P714
ANI15	129				P715
ANO0	3	Output	Yes	Analog voltage output for D/A converter	P10
ANO1	4				P11
ASCK0	27	Input	Yes	UART0 serial clock input	P32
ASTB	101	Output	No	Address strobe signal output for external memory	РСТ6
AV _{REF0}	1	-	-	Reference voltage for A/D converter and alternate-function ports	-
AV _{REF1}	5	_	_	Reference voltage for D/A converter	_
AVss	2	_	_	Ground potential for A/D and D/A converters	-
BV _{DD}	104	-	_	Positive power supply for bus interface and alternate-function ports	-
BVss	103	-	-	Ground potential for bus interface and alternate-function ports	-
CLKOUT	86	Output	No	Internal system clock output	PCM1
CS0	81	Output	No	Chip select output	PCS0
CS1	82				PCS1
CS2	83	1			PCS2
CS3	84	1			PCS3
EV _{DD}	34	_	-	Positive power supply for external	-
EVss	33	_	_	Ground potential for external	-
FLMD0 ^{Note 1}	8	_	-	Flash programming mode setting pin	-
FLMD1 ^{Note 1}	110	1			PDL5/AD5
HLDAK	87	Output	No	Bus hold acknowledge output	PCM2
HLDRQ	88	Input	No	Bus hold request input	PCM3
ICNote 2	8	_	_	Internally connected	_

Notes 1. Only in the μ PD70F3217H, 70F3217HY, 70F3218H, 70F3218HY

2. Only in the mask ROM versions

(3/5)

Pin Name	Pin No.	I/O	Pull-up Resistor	Function	(3/5) Alternate Function
INTP0	18	Input	Yes	External interrupt request input	P03
INTP1	19	прис	103	(maskable, analog noise elimination)	P04
INTP2	20				P05
INTP3	21				P06
INTP4	74				P913/A13
INTP5	75				P914/A14
INTP6	76				P915/A15
KR0	37	Input	Yes	Key return input	P50/TI011/RTP00
KR1	38	iriput	163	Ney Telum input	P51/TI50/RTP01
KR2	39				P52/TO50/RTP02
	40				
KR3 KR4	41				P53/SIA0/RTP03
					P54/SOA0/RTP04
KR5	42				P55/SCKA0/RTP05
KR6	61				P90/A0/TXD1
KR7	62				P91/A1/RXD1
NMI	17	Input	Yes	External interrupt input (non-maskable, analog noise elimination)	P02
RD	99	Output	No	Read strobe signal output for external memory	PCT4
REGC	10	-	_	Connecting capacitor for regulator output stabilization	-
RESET	14	Input	-	System reset input	_
RTP00	37	Output	Yes	Real-time output port	P50/TI011/KR0
RTP01	38				P51/TI50/KR1
RTP02	39				P52/TO50/KR2
RTP03	40				P53/SIA0/KR3
RTP04	41				P54/SOA0/KR4
RTP05	42				P55/SCKA0/KR5
RTP10	43				P60
RTP11	44				P61
RTP12	45				P62
RTP13	46				P63
RTP14	47				P64
RTP15	48				P65
RXD0	26	Input	Yes	Serial receive data input for UART0	P31
RXD1	62			Serial receive data input for UART1	P91/A1/KR7
RXD2	59			Serial receive data input for UART2	P80/SDA1 ^{Note}

Note Only in products with an I²C bus (Y products)

(4/5)

Pin Name	Pin No.	I/O	Pull-up Resistor	Function	Alternate Function
SCK00	24	I/O	Yes	Serial clock I/O for CSI00 to CSI02, CSIA0,	P42
SCK01	70			CSIA1	P99/A9
SCK02	51			N-ch open-drain output can be specified in 1-bit units.	P68
SCKA0	42			Dit utilits.	P55/RTP05/KR5
SCKA1	73				P912/A12
SCL0 ^{Note 1}	36	I/O	No ^{Note 2}	Serial clock I/O for I ² C0 Fixed to N-ch open-drain output	P39
SCL1 ^{Note 1}	60		Yes	Serial clock I/O for I ² C1 N-ch open-drain output can be specified	P81/TXD2
SDA0 ^{Note 1}	35	I/O	No ^{Note 2}	Serial transmit/receive data I/O for I ² C0 Fixed to N-ch open-drain output	P38
SDA1 ^{Note 1}	59		Yes	Serial transmit/receive data I/O for I ² C1 N-ch open-drain output can be specified	P80/RXD2
SI00	22	Input	Yes	Serial receive data input for CSI00	P40
SI01	68			Serial receive data input for CSI01	P97/A7
SI02	49			Serial receive data input for CSI02	P66
SIA0	40			Serial receive data input for CSIA0	P53/RTP03/KR3
SIA1	71			Serial receive data input for CSIA1	P910/A10
SO00	23	Output	Yes	Serial transmit data output for CSI00 to CSI02,	P41
SO01	69			CSIA0, CSIA1 N-ch open-drain output can be specified in 1-bit units.	P98/A8
SO02	50				P67
SOA0	41			on anno.	P54/RTP04/KR4
SOA1	72				P911/A11
TI000	28	Input	Yes	Capture trigger input/external event input for TM00	P33/T000/TIP00 ^{Note 3} /T0P00 ^{Note 3}
TI001	29			Capture trigger input for TM00	P34/TIP01 ^{Note 3} /TOP01 ^{Note 3}
TI010	30			Capture trigger input/external event input for TM01	P35/TO01
TI011	37			Capture trigger input for TM01	P50/RTP00/KR0
TI020	63			Capture trigger input/external event input for TM02	P92/A2/TO02
TI021	64			Capture trigger input for TM02	P93/A3
TI030	65			Capture trigger input/external event input for TM03	P94/A4/TO03
TI031	66			Capture trigger input for TM03	P95/A5
TI040	52			Capture trigger input/external event input for TM04	P69
TI041	53			Capture trigger input for TM04	P610
TI050	55			Capture trigger input/external event input for TM05	P612
TI051	56			Capture trigger input for TM05	P613/TO05
TI50	38			External event input for TM50	P51/RTP01/KR1
TI51	67			External event input for TM51	P96/A6/TO51
TIP00 ^{Note 3}	28			Capture trigger input/external event input/external clock input for TMP0	P33/TI000/TO00/TOP00 ^{Note 3}
TIP01 ^{Note 3}	29			Capture trigger input	P34/TI001/TOP01 ^{Note 3}

Notes 1. Only in products with an I²C bus (Y products)

- 2. An on-chip pull-up resistor can be provided by a mask option (only in the mask ROM versions).
- **3.** Only in the μ PD70F3218H, 70F3218HY

(5/5)

Pin Name	Pin No.	I/O	Pull-up Resistor	Function	Alternate Function
TO00	28	Output	Yes	Timer output for TM00	P33/TI000/TIP00 ^{Note 1} /TOP00 ^{Note 1}
TO01	30			Timer output for TM01	P35/TI010
TO02	63			Timer output for TM02	P92/A2/TI020
TO03	65			Timer output for TM03	P94/A4/TI030
TO04	54			Timer output for TM04	P611
TO05	56			Timer output for TM05	P613/TI051
TO50	39			Timer output for TM50	P52/RTP02/KR2
TO51	67			Timer output for TM51	P96/A6/TI51
ТОН0	6			Timer output for TMH0	P00
TOH1	7			Timer output for TMH1	P01
TOP00 ^{Note 1}	28			Timer output for TMP0	P33/TI000/TO00/TIP00 ^{Note 1}
TOP01 ^{Note 1}	29				P34/TI001/TIP01 ^{Note 1}
TXD0	25	Output	Yes	Serial transmit data output for UART0	P30
TXD1	61			Serial transmit data output for UART1	P90/A0/KR6
TXD2	60			Serial transmit data output for UART2	P81/SCL1 ^{Note 2}
V _{DD}	9	_	-	Positive power supply pin for internal	-
VPP ^{Note 3}	8	-	_	High-voltage application pin for program write/verify	-
Vss	11	-	_	Ground potential for internal	_
WAIT	85	Input	No	External wait input	PCM0
WR0	95	Output	No	Write strobe for external memory (lower 8 bits)	PCT0
WR1	96			Write strobe for external memory (higher 8 bits)	PCT1
X1	12	Input	No	Connecting resonator for main clock	-
X2	13	_	No		-
XT1	15	Input	No	Connecting resonator for subclock	_
XT2	16	_	No		

Notes 1. Only in the μ PD70F3218H, 70F3218HY

- **2.** Only in products with an I²C bus (Y products)
- **3.** Only in the μ PD70F3217, 70F3217Y

2.2 Pin Status

The address bus becomes undefined during accesses to the internal RAM and ROM. The data bus goes into the high-impedance state without data output. The external bus control signal becomes inactive.

During peripheral I/O access, the address bus outputs the addresses of the on-chip peripheral I/Os that are accessed. The data bus goes into the high-impedance state without data output. The external bus control signal becomes inactive.

Table 2-2. Pin Operation Status in Operation Modes

Operating Status	Reset ^{Note 1}	HALT Mode	IDLE Mode/ STOP Mode	Idle State ^{Note 2}	Bus Hold
AD0 to AD15 (PDL0 to PDL15)	Hi-Z	Note 3	Hi-Z	Held	Hi-Z
A0 to A15 (P90 to P915)	Hi-Z	Undefined ^{Note 4}	Hi-Z	Held	Hi-Z
A16 to A23 (PDH0 to PDH7)	Hi-Z	Undefined	Hi-Z	Held	Hi-Z
WAIT (PCM0)	Hi-Z	_	_	_	-
CLKOUT (PCM1)	Hi-Z	Operating	L	Operating	Operating
CS0 to CS3 (PCS0 to PCS3)	Hi-Z	Н	Н	Held	Hi-Z
WR0, WR1 (PCT0, PCT1)	Hi-Z	Н	Н	Н	Hi-Z
RD (PCT4)	Hi-Z	Н	Н	Н	Hi-Z
ASTB (PCT6)	Hi-Z	Н	Н	Н	Hi-Z
HLDAK (PCM2)	Hi-Z	Operating	Н	Н	L
HLDRQ (PCM3)	Hi-Z	Operating	-	_	Operating

Notes 1. Since the bus control pin is also used as a port pin, it is initialized to the port mode (input) after reset.

- 2. The pin statuses in the idle state inserted after the T3 state in the multiplex bus mode and after the T2 state in the separate bus mode are listed.
- In separate bus mode: Hi-ZIn multiplex bus mode: Undefined
- 4. Only in separate bus mode

Remark Hi-Z: High impedance

- H: High-level output
- L: Low-level output
- -: Input without sampling (input acknowledgment not possible)

2.3 Pin I/O Circuits and Recommended Connection of Unused Pins

(1/3)

Pin	Alternate Function	Pin No.	I/O Circuit Type	Recommended Connection
P00	ТОН0	6	5-A	Input: Independently connect to EV _{DD} or EVss
P01	TOH1	7	1	via a resistor.
P02	NMI	17	5-W	Output: Leave open.
P03 to P06	INTP0 to INTP3	18 to 21		
P10	ANO0	3	12-B	Input: Independently connect to AVREF1 or
P11	ANO1	4	1	AVss via a resistor. Output: Leave open.
P30	TXD0	25	5-A	Input: Independently connect to EV _{DD} or EV _{SS}
P31	RXD0	26	5-W	via a resistor.
P32	ASCK0	27	1	Output: Leave open
P33	TI000/TO00/TIP00 ^{Note 1} /TOP00 ^{Note 1}	28	1	
P34	TI001/TIP01 ^{Note 1} /TOP01 ^{Note 1}	29	1	
P35	TI010/TO01	30	1	
P36, P37	_	31, 32	13-AH	
P38	SDA0 ^{Note 2}	35	13-AE	
P39	SCL0 ^{Note 2}	36		
P40	SI00	22	5-W	
P41	SO00	23	10-E	
P42	SCK00	24	10-F	
P50	TI011/RTP00/KR0	37	8-A	
P51	TI50/RTP01/KR1	38		
P52	TO50/RTP02/KR2	39		
P53	SIA0/RTP03/KR3	40		
P54	SOA0/RTP04/KR4	41	10-A	
P55	SCKA0/RTP05/KR5	42		
P60 to P65	RTP10 to RTP15	43 to 48	5-A	
P66	SI02	49	5-W	
P67	SO02	50	10-E	
P68	SCK02	51	10-F	
P69	TI040	52	5-W	
P610	TI041	53		
P611	TO04	54	5-A	
P612	TI050	55	5-W	
P613	TI051/TO05	56		
P614, P615	_	57, 58	13-AH	
P70 to P715	ANI0 to ANI15	114 to 129	9-C	Connect to AVREFO or AVss.

Notes 1. Only in the μ PD70F3218H, 70F3218HY

2. Only in products with an I²C bus (Y products)

(2/3)

Pin	Alternate Function	Pin No.	I/O Circuit Type	(2/3) Recommended Connection
P80	RXD2/SDA1 ^{Note}	59	10-F	Input: Independently connect to EV _{DD} or EVss
P81	TXD2/SCL1 ^{Note}	60	1	via a resistor.
P90	A0/TXD1/KR6	61	8-A	Output: Leave open.
P91	A1/RXD1/KR7	62		
P92	A2/TI020/TO02	63		
P93	A3/TI021	64	5-W	
P94	A4/TI030/TO03	65	8-A	
P95	A5/TI031	66	5-W	
P96	A6/TI51/TO51	67	8-A	
P97	A7/SI01	68	5-W	
P98	A8/SO01	69	10-E	
P99	A9/SCK01	70	10-F	
P910	A10/SIA1	71	5-W	
P911	A11/SOA1	72	10-E	
P912	A12/SCKA1	73	10-F	
P913	A13/INTP4	74	5-W	
P914, P915	A14/INTP5, A15/INTP6	75, 76		
PCD0 to PCD3	_	77 to 80	5	Input: Independently connect to BVpp or BVss
PCM0	WAIT	85	5	via a resistor.
PCM1	CLKOUT	86		Output: Leave open.
PCM2	HLDAK	87		
PCM3	HLDRQ	88		
PCM4,PCM5	1	89, 90		
PCS0, PCS1	CS0, CS1	81, 82	5	
PCS2, PCS3	CS2, CS3	83, 84		
PCS4 to PCS7	-	91 to 94		
PCT0	WR0	95	5	
PCT1	WR1	96		
PCT2, PCT3	_	97, 98		
PCT4	RD	99		
PCT5	-	100		
PCT6	ASTB	101		
PCT7	-	102		
PDL0 to PDL4	AD0 to AD4	105 to 109	5	
PDL5	AD5/FLMD1 ^{Note}	110		
PDL6 to PDL15	AD6 to AD15	111 to 120		
PDH0 to PDH7	A16 to A23	121 to 128	5	
AV _{REF0}	_	1	-	Directly connect to VDD.
AV _{REF1}	_	5	-	Directly connect to VDD.
AVss	_	2	_	-

Note Only in the μ PD70F3217H, 70F3217HY, 70F3218H, 70F3218HY


(3/3)


Pin	Alternate Function	Pin No.	I/O Circuit Type	Recommended Connection
BV _{DD}	_	104	_	_
BVss	-	103	_	-
EV _{DD}	=	34	_	_
EVss	=	33	_	_
FLMD0 ^{Note 1}	-	8	_	Connect to Vss in normal operation mode.
IC ^{Note 2}	-	8	-	Directly connect to EVss or Vss or pull down with a 10 $k\Omega$ resistor.
RESET	-	14	2	-
VPP ^{Note 3}	-	8	-	Directly connect to EVss or Vss or pull down with a 10 $k\Omega$ resistor.
V _{DD}	_	9	_	_
Vss	_	11	_	_
X1	_	12	_	-
X2	_	13	_	_
XT1	_	15	16	Directly connect to Vss ^{Note 4} .
XT2	-	16	16	Leave open.

Notes 1. Only in the μ PD70F3217H, 70F3217HY, 70F3218H, 70F3218HY

- **2.** Only in the μ PD703216, 703216Y, 703217, 703217Y
- **3.** Only in the μ PD70F3217, 70F3217Y
- **4.** Be sure to set the PSMR.XTSTP bit to 1 when this pin is not used.

2.4 Pin I/O Circuits





Remark Read VDD as EVDD or BVDD. Also, read Vss as EVss or BVss.

CHAPTER 3 CPU FUNCTIONS

The CPU of the V850ES/KJ1 is based on the RISC architecture and executes most instructions in one clock cycle by using 5-stage pipeline control.

3.1 Features

O Number of instructions: 83

O Minimum instruction execution time: 50.0 ns (@ 20 MHz operation: 4.5 to 5.5 V, not using regulator)

62.5 ns (@ 16 MHz operation: 4.0 to 5.5 V, using regulator) 100 ns^{Note 1} (@ 10 MHz operation: 2.7 to 5.5 V, not using regulator) 125 ns^{Note 2} (@ 8 MHz operation: 2.7 to 5.5 V, not using regulator)

O Memory space Program (physical address) space: 64 MB linear

Data (logical address) space: 4 GB linear

• Memory block division function: 2 MB, 2 MB, 4 MB, 8 MB/Total of 4 blocks

O General-purpose registers: 32 bits × 32

O Internal 32-bit architecture

O 5-stage pipeline control

O Multiply/divide instructions

O Saturated operation instructions

O 32-bit shift instruction: 1 clock

O Load/store instruction with long/short format

O Four types of bit manipulation instructions

• SET1

• CLR1

• NOT1

• TST1


Notes 1. Only in the μ PD703216, 703216Y, 703217Y, 7053217Y, 70F3217Y

2. Only in the μ PD70F3217H, 70F3217HY, 70F3218H, 70F3218HY (these values may change after evaluation)

3.2 CPU Register Set

The CPU registers of the V850ES/KJ1 can be classified into two categories: a general-purpose program register set and a dedicated system register set. All the registers have 32-bit width.

For details, refer to the V850ES Architecture User's Manual.



3.2.1 Program register set

The program register set includes general-purpose registers and a program counter.

(1) General-purpose registers (r0 to r31)

Thirty-two general-purpose registers, r0 to r31, are available. All of these registers can be used as a data variable or address variable.

However, r0 and r30 are implicitly used by instructions and care must be exercised when using these registers. r0 always holds 0 and is used for operations that use 0 and offset 0 addressing. r30 is used as a base pointer when performing memory access with the SLD and SST instructions.

Also, r1, r3 to r5, and r31 are implicitly used by the assembler and C compiler. Therefore, before using these registers, their contents must be saved so that they are not lost, and they must be restored to the registers after the registers have been used. There are cases when r2 is used by the real-time OS. If r2 is not used by the real-time OS, r2 can be used as a variable register.


Name Usage Operation Zero register Always holds 0 r1 Assembler-reserved register Working register for generating 32-bit immediate r2 Address/data variable register (when r2 is not used by the real-time OS to be used) r3 Stack pointer Used to generate stack frame when function is called r4 Global pointer Used to access global variable in data area r5 Text pointer Register to indicate the start of the text area (area for placing program code) r6 to r29 Address/data variable register r30 Element pointer Base pointer when memory is accessed r31 Link pointer Used by compiler when calling function PC Program counter Holds instruction address during program execution

Table 3-1. Program Registers

(2) Program counter (PC)

This register holds the address of the instruction under execution. The lower 26 bits of this register are valid, and bits 31 to 26 are fixed to 0. If a carry occurs from bit 25 to bit 26, it is ignored.

Bit 0 is fixed to 0, and branching to an odd address cannot be performed.



3.2.2 System register set

System registers control the status of the CPU and hold interrupt information.

Read from and write to system registers are performed by setting the system register numbers shown below with the system register load/store instructions (LDSR, STSR instructions).

Table 3-2. System Register Numbers

System	System Register Name	Operand Specification Enabled	
Register No.		LDSR Instruction	STSR Instruction
0	Interrupt status saving register (EIPC) ^{Note 1}	Yes	Yes
1	Interrupt status saving register (EIPSW) ^{Note 1}	Yes	Yes
2	NMI status saving register (FEPC) ^{Note 1}		Yes
3	NMI status saving register (FEPSW) ^{Note 1}	Yes	Yes
4	Interrupt source register (ECR)	No	Yes
5	Program status word (PSW)	Yes	Yes
6 to 15	Reserved numbers for future function expansion (The operation is not guaranteed if accessed.)	No	No
16	CALLT execution status saving register (CTPC)	Yes	Yes
17	CALLT execution status saving register (CTPSW)	Yes	Yes
18	Exception/debug trap status saving register (DBPC)	Yes ^{Note 2}	Yes
19	Exception/debug trap status saving register (DBPSW) Yes ^{Note 2}		Yes
20	CALLT base pointer (CTBP)		Yes
21 to 31	Reserved numbers for future function expansion (The operation is not guaranteed if accessed.)	No	No

Notes 1. Since only one set of these registers is available, the contents of this register must be saved by the program when multiple interrupt servicing is enabled.

2. Can be accessed only during the period from the DBTRAP instruction to the DBRET instruction.

Caution Even if bit 0 of EIPC, FEPC, or CTPC is set (1) by the LDSR instruction, bit 0 is ignored during return with the RETI instruction following interrupt servicing (because bit 0 of PC is fixed to 0). When setting a value to EIPC, FEPC, and CTPC, set an even number (bit 0 = 0).

(1) Interrupt status saving registers (EIPC, EIPSW)

There are two interrupt status saving registers, EIPC and EIPSW.


Upon occurrence of a software exception or a maskable interrupt, the contents of the program counter (PC) are saved to EIPC and the contents of the program status word (PSW) are saved to EIPSW (upon occurrence of a non-maskable interrupt (NMI), the contents are saved to the NMI status saving registers (FEPC, FEPSW)). The address of the next instruction following the instruction executed when a software exception or maskable interrupt occurs is saved to EIPC, except for some instructions (refer to 20.9 Period in Which Interrupts Are Not Acknowledged by CPU).

The current PSW contents are saved to EIPSW.

Since there is only one set of interrupt status saving registers, the contents of these registers must be saved by the program when multiple interrupt servicing is enabled.

Bits 31 to 26 of EIPC and bits 31 to 8 of EIPSW are reserved (fixed to 0) for future function expansion.

When the RETI instruction is executed, the values in EIPC and EIPSW are restored to the PC and PSW, respectively.



(2) NMI status saving registers (FEPC, FEPSW)

There are two NMI status saving registers, FEPC and FEPSW.


Upon occurrence of a non-maskable interrupt (NMI), the contents of the program counter (PC) are saved to FEPC and the contents of the program status word (PSW) are saved to FEPSW.

The address of the next instruction following the instruction executed when a non-maskable interrupt occurs is saved to FEPC, except for some instructions.

The current PSW contents are saved to FEPSW.


Since there is only one set of NMI status saving registers, the contents of these registers must be saved by the program when multiple interrupt servicing is performed.

Bits 31 to 26 of FEPC and bits 31 to 8 of FEPSW are reserved (fixed to 0) for future function expansion.



(3) Interrupt source register (ECR)

Upon occurrence of an interrupt or an exception, the interrupt source register (ECR) holds the source of an interrupt or an exception. The value held by ECR is the exception code coded for each interrupt source. This register is a read-only register, and thus data cannot be written to it using the LDSR instruction.



(4) Program status word (PSW)

The program status word (PSW) is a collection of flags that indicate the program status (instruction execution result) and the CPU status.

When the contents of this register are changed using the LDSR instruction, the new contents become valid immediately following completion of LDSR instruction execution. Interrupt request acknowledgment is held pending while a write to the PSW is being executed by the LDSR instruction.

Bits 31 to 8 are reserved (fixed to 0) for future function expansion.

(1/2)

	31	8 7 6 5 4 3 2 1 0	
PSW	RFU	NP EP ID SAT CY OV S Z After reset 00000020H	

Bit position	Flag name	Description
31 to 8	RFU	Reserved field. Fixed to 0.
7	NP	Indicates that non-maskable interrupt (NMI) servicing is in progress. This flag is set to 1 when an NMI request is acknowledged, and disables multiple interrupts. 0: NMI servicing not in progress 1: NMI servicing in progress
6	EP	Indicates that exception processing is in progress. This flag is set to 1 when an exception occurs. Moreover, interrupt requests can be acknowledged even when this bit is set. 0: Exception processing not in progress 1: Exception processing in progress
5	ID	Indicates whether maskable interrupt request acknowledgment is enabled. 0: Interrupt enabled 1: Interrupt disabled
4	SAT ^{Note}	Indicates that the result of executing a saturated operation instruction has overflowed and that the calculation result is saturated. Since this is a cumulative flag, it is set to 1 when the result of a saturated operation instruction becomes saturated, and it is not cleared to 0 even if the operation results of successive instructions do not become saturated. This flag is neither set nor cleared when arithmetic operation instructions are executed. 0: Not saturated 1: Saturated
3	CY	Indicates whether carry or borrow occurred as the result of an operation. 0: No carry or borrow occurred 1: Carry or borrow occurred
2	OV ^{Note}	Indicates whether overflow occurred during an operation. 0: No overflow occurred 1: Overflow occurred.
1	S ^{Note}	Indicates whether the result of an operation is negative. 0: Operation result is positive or 0. 1: Operation result is negative.
0	Z	Indicates whether operation result is 0. 0: Operation result is not 0. 1: Operation result is 0.

Remark Note is explained on the following page.

(2/2)

Note During saturated operation, the saturated operation results are determined by the contents of the OV flag and S flag. The SAT flag is set (to 1) only when the OV flag is set (to 1) during saturated operation.

Operation result status	Flag status			Saturated
	SAT	OV	S	operation result
Maximum positive value exceeded	1	1	0	7FFFFFFH
Maximum negative value exceeded	1	1	1	80000000H
Positive (maximum value not exceeded)	Holds value	0	0	Actual operation
Negative (maximum value not exceeded)	before operation		1	result

(5) CALLT execution status saving registers (CTPC, CTPSW)


There are two CALLT execution status saving registers, CTPC and CTPSW.

When the CALLT instruction is executed, the contents of the program counter (PC) are saved to CTPC, and the program status word (PSW) contents are saved to CTPSW.

The contents saved to CTPC consist of the address of the next instruction after the CALLT instruction.

The current PSW contents are saved to CTPSW.

Bits 31 to 26 CTPC and bits 31 to 8 of CTPSW are reserved (fixed to 0) for future function expansion.



(6) Exception/debug trap status saving registers (DBPC, DBPSW)


There are two exception/debug trap status saving registers, DBPC and DBPSW.

Upon occurrence of an exception trap or debug trap, the contents of the program counter (PC) are saved to DBPC, and the program status word (PSW) contents are saved to DBPSW.

The contents saved to DBPC consist of the address of the next instruction after the instruction executed when an exception trap or debug trap occurs.

The current PSW contents are saved to DBPSW.


Bits 31 to 26 of DBPC and bits 31 to 8 of DBPSW are reserved (fixed to 0) for future function expansion.



(7) CALLT base pointer (CTBP)

The CALLT base pointer (CTBP) is used to specify table addresses and generate target addresses (bit 0 is fixed to 0).

Bits 31 to 26 are reserved (fixed to 0) for future function expansion.



3.3 Operating Modes

The V850ES/KJ1 has the following operating modes.

(1) Normal operating mode

After the system has been released from the reset state, the pins related to the bus interface are set to the port mode, execution branches to the reset entry address of the internal ROM, and instruction processing is started.

(2) Flash memory programming mode

This mode is valid only in flash memory versions (μ PD70F3217, 70F3217H, 70F3217H, 70F3218HY).

When this mode is specified, the internal flash memory can be programmed by using a flash programmer.

(a) Specifying operating mode

(i) μ PD70F3217, 70F3217Y

The internal flash memory can be written or erased when 10 V \pm 0.3 V is applied to the V_{PP} pin.

V _{PP}	Operating Mode
0	Normal operating mode
10 V ±0.3 V	Flash memory programming mode
V _{DD}	Setting prohibited

(ii) μPD70F3217H, 70F3217HY, 70F3218H, 70F3218HY

The operating mode is specified according to the status (input level) of the FLMD0 and FLMD1 pins. In the normal operating mode, input a low level to the FLMD0 pin during the reset period.

A high level is input to the FLMD0 pin by the flash programmer in the flash memory programming mode if a flash programmer is connected. In the self-programming mode, input a high level to this pin from an external circuit.

Fix the specification of these pins in the application system and do not change the setting of these pins during operation.

FLMD0	FLMD1	Operating Mode
L	×	Normal operating mode
Н	L	Flash memory programming mode
Н	Н	Setting prohibited

Remark H: High level

L: Low level

x: don't care

3.4 Address Space

3.4.1 CPU address space

Up to 64 MB of external memory area in a linear address space (program area) of up to 16 MB, internal ROM area, and internal RAM area are supported for instruction address addressing. During operand addressing (data access), up to 4 GB of linear address space (data space) is supported. However, the 4 GB address space is viewed as 64 images of a 64 MB physical address space. In other words, the same 64 MB physical address space is accessed regardless of the value of bits 31 to 26.




Figure 3-1. Address Space Image


3.4.2 Wraparound of CPU address space

(1) Program space

Of the 32 bits of the program counter (PC), the higher 6 bits are fixed to 0 and only the lower 26 bits are valid. Even if a carry or borrow occurs from bit 25 to bit 26 as a result of branch address calculation, the higher 6 bits ignore this and remain 0.

Therefore, the lower-limit address of the program space, 00000000H, and the upper-limit address, 03FFFFFH, are contiguous addresses, and the program space is wrapped around at the boundary of these addresses.


Caution No instructions can be fetched from the 4 KB area of 03FFF000H to 03FFFFFFH because this area is an on-chip peripheral I/O area. Therefore, do not execute any branch operation instructions in which the destination address will reside in any part of this area.



(2) Data space

The result of an operand address calculation that exceeds 32 bits is ignored.

Therefore, the lower-limit address of the data space, address 00000000H, and the upper-limit address, FFFFFFFH, are contiguous addresses, and the data space is wrapped around at the boundary of these addresses.



3.4.3 Memory map

0800000H 07FFFFH

0400000H 03FFFFFH

0200000H

01FFFFFH

0000000H

External memory area

(4 MB)

External memory area

(2 MB)

(2 MB)

The V850ES/KJ1 has reserved areas as shown below.

3FFFFFFH 3FFFFFFH On-chip peripheral I/O area (4 KB) 3FFF000H (80 KB) 3FFEFFFH 3FEC000H 3FEBFFFH Internal RAM area (60 KB) 3FFF000H Access-prohibited area 3FFEFFFH Access-prohibited area 1000000H 3FEC000H 0FFFFFFH External memory area CS3 (8 MB)

Figure 3-2. Data Memory Map (Physical Addresses)

Note Fetch access and read access to addresses 0000000H to 00FFFFH is performed for the internal ROM area, but in the case of data write access, it is performed for an external memory area.

CS2

CS1,

CS0

01FFFFFH

0100000H

00FFFFFH

0000000H


External memory area

(1 MB)

Internal ROM area^{Note}

(1 MB)

Figure 3-3. Program Memory Map



3.4.4 Areas

(1) Internal ROM area


An area of 1 MB from 0000000H to 00FFFFFH is reserved for the internal ROM area.

(a) Internal ROM (256 KB)

A 256 KB area from 0000000H to 003FFFFH is provided in the following products. Addresses 0040000H to 00FFFFFH are an access-prohibited area.

• μPD70F3218H, 70F3218HY

Figure 3-4. Internal ROM Area (256 KB)




(b) Internal ROM (128 KB)

A 128 KB area from 0000000H to 001FFFFH is provided in the following products. Addresses 0020000H to 00FFFFFH are an access-prohibited area.

• μPD703217, 703217Y, 70F3217, 70F3217Y, 70F3217H, 70F3217HY

Figure 3-5. Internal ROM Area (128 KB)




(c) Internal ROM (96 KB)

A 96 KB area from 0000000H to 0017FFFH is provided in the following products. Addresses 0018000H to 00FFFFFH are an access-prohibited area.

• μPD703216, 703216Y

Figure 3-6. Internal ROM Area (96 KB)



(2) Internal RAM area


An area of 60 KB maximum from 3FF0000H to 3FFEFFFH is reserved for the internal RAM area.

(a) Internal RAM (16 KB)

A 16 KB area from 3FFB000H to 3FFEFFFH is provided as physical internal RAM. Addresses 3FF0000H to 3FFAFFFH are an access-prohibited area.

• μPD70F3218H, 70F3218HY

Figure 3-7. Internal RAM Area (16 KB)




(b) Internal RAM (6 KB)

A 6 KB area from 3FFD800H to 3FFEFFFH is provided as physical internal RAM. Addresses 3FF0000H to 3FFD7FFH are an access-prohibited area.

• μPD703216, 703216Y, 703217, 703217Y, 70F3217, 70F3217Y, 70F3217H, 70F3217HY


Figure 3-8. Internal RAM Area (6 KB)



(3) On-chip peripheral I/O area

A 4 KB area from 3FFF000H to 3FFFFFFH is reserved as the on-chip peripheral I/O area.

Figure 3-9. On-Chip Peripheral I/O Area



Peripheral I/O registers assigned with functions such as on-chip peripheral I/O operation mode specification and state monitoring are mapped to the on-chip peripheral I/O area. Program fetches are not allowed in this area.

Cautions 1. If word access of a register is attempted, halfword access to the word area is performed twice, first for the lower bits, then for the higher bits, ignoring the lower 2 address bits.

- 2. If a register that can be accessed in byte units is accessed in halfword units, the higher 8 bits become undefined if the access is a read operation. If a write access is performed, only the data in the lower 8 bits is written to the register.
- 3. Addresses that are not defined as registers are reserved for future expansion. If these addresses are accessed, the operation is undefined and not guaranteed.

(4) External memory area

15 MB (0100000H to 0FFFFFFH) are provided as the external memory area. For details, refer to **CHAPTER 5 BUS CONTROL FUNCTION**.

3.4.5 Recommended use of address space

The architecture of the V850ES/KJ1 requires that a register that serves as a pointer be secured for address generation when operand data in the data space is accessed. The address stored in this pointer ±32 KB can be directly accessed by an instruction for operand data. Because the number of general-purpose registers that can be used as a pointer is limited, however, by keeping the performance from dropping during address calculation when a pointer value is changed, as many general-purpose registers as possible can be secured for variables, and the program size can be reduced.

(1) Program space

Of the 32 bits of the PC (program counter), the higher 6 bits are fixed to 0, and only the lower 26 bits are valid. Regarding the program space, therefore, a 64 MB space of contiguous addresses starting from 00000000H unconditionally corresponds to the memory map.

To use the internal RAM area as the program space, access following addresses.

RAM Size	Access Address
6 KB	3FFD800H to 3FFEFFFH
16 KB	3FFB000H to 3FFEFFFH

(2) Data space


With the V850ES/KJ1, it seems that there are sixty-four 64 MB address spaces on the 4 GB CPU address space. Therefore, the least significant bit (bit 25) of a 26-bit address is sign-extended to 32 bits and allocated as an address.

(a) Application example of wraparound

If R = r0 (zero register) is specified for the LD/ST disp16 [R] instruction, a range of addresses 00000000H ± 32 KB can be addressed by sign-extended disp16. All the resources, including the internal hardware, can be addressed by one pointer.

The zero register (r0) is a register fixed to 0 by hardware, and practically eliminates the need for registers dedicated to pointers.

Example: μ PD703217, 703217Y






Figure 3-10. Recommended Memory Map

Remarks 1. Indicates the recommended area.

2. This figure is the recommended memory map of the μ PD703217 and 703217Y.

3.4.6 Peripheral I/O registers

(1/12)

Address	Function Register Name	Symbol	R/W	Oper	able B	After Reset	
				1	8	16	
FFFFF004H	Port DL register	PDL	R/W			V	0000H ^{Note 1}
FFFFF004H	Port DL register L	PDLL	R/W	√	√		00H ^{Note 1}
FFFFF005H	Port DL register H	PDLH	R/W	√	√		00H ^{Note 1}
FFFFF006H	Port DH register	PDH	R/W	√	√		00H ^{Note 1}
FFFFF008H	Port CS register	PCS	R/W	√	√		00H ^{Note 1}
FFFFF00AH	Port CT register	PCT	R/W	√	√		00H ^{Note 1}
FFFFF00CH	Port CM register	PCM	R/W	√	√		00H ^{Note 1}
FFFFF00EH	Port CD register	PCD	R/W	√	√		00H ^{Note 1}
FFFFF024H	Port DL mode register	PMDL	R/W			1	FFFFH
FFFFF024H	Port DL mode register L	PMDLL	R/W	√	√		FFH
FFFFF025H	Port DL mode register H	PMDLH	R/W	√	V		FFH
FFFFF026H	Port DH mode register	PMDH	R/W	√	V		FFH
FFFFF028H	Port CS mode register	PMCS	R/W	√	√		FFH
FFFFF02AH	Port CT mode register	PMCT	R/W	√	√		FFH
FFFFF02CH	Port CM mode register	PMCM	R/W	√	√		FFH
FFFFF02EH	Port CD mode register	PMCD	R/W	√	√		FFH
FFFFF044H	Port DL mode control register	PMCDL	R/W			V	0000H
FFFFF044H	Port DL mode control register L	PMCDLL	R/W	√	√		00H
FFFFF045H	P ort DL mode control register H	PMCDLH	R/W	√	√		00H
FFFFF046H	Port DH mode control register	PMCDH	R/W	√	√		00H
FFFFF048H	Port CS mode control register	PMCCS	R/W	√	√		00H
FFFFF04AH	Port CT mode control register	PMCCT	R/W	√	√		00H
FFFFF04CH	Port CM mode control register	PMCCM	R/W	√	√		00H
FFFFF066H	Bus size configuration register	BSC	R/W			V	5555H
FFFFF06EH	System wait control register	VSWC	R/W	√	√		77H
FFFFF100H	Interrupt mask register 0	IMR0	R/W			V	FFFFH
FFFFF100H	Interrupt mask register 0L	IMR0L	R/W	√	√		FFH
FFFFF101H	Interrupt mask register 0H	IMR0H	R/W	√	√		FFH
FFFFF102H	Interrupt mask register 1	IMR1	R/W			1	FFFFH
FFFFF102H	Interrupt mask register 1L	IMR1L	R/W	√	√		FFH
FFFFF103H	Interrupt mask register 1H	IMR1H	R/W	√	√		FFH
FFFFF104H	Interrupt mask register 2	IMR2	R/W			V	FFFFH
FFFFF104H	Interrupt mask register 2L	IMR2L	R/W	√	√		FFH
FFFFF105H	Interrupt mask register 2H	IMR2H	R/W	√	√		FFH
FFFFF106H	Interrupt mask register 3	IMR3 ^{Note 2}	R/W			V	FFFFH
FFFFF106H	Interrupt mask register 3L	IMR3L ^{Note 2}	R/W	√	√	İ	FFH
FFFFF110H	Interrupt control register	WDT1IC	R/W	√	√		47H
FFFFF112H	Interrupt control register	PIC0	R/W	√	V		47H

 $\textbf{Notes 1.} \quad \text{The output latch is 00H or 0000H. When input, the pin status is read.}$

(2/12)

Address	Function Register Name	Symbol	R/W	Oper	able B	it Unit	(2/12 After Reset
				1	8	16	
FFFFF114H	Interrupt control register	PIC1	R/W	√	√		47H
FFFFF116H	Interrupt control register	PIC2	R/W	V	√		47H
FFFFF118H	Interrupt control register	PIC3	R/W	$\sqrt{}$	V		47H
FFFFF11AH	Interrupt control register	PIC4	R/W	$\sqrt{}$	V		47H
FFFFF11CH	Interrupt control register	PIC5	R/W	√	V		47H
FFFFF11EH	Interrupt control register	PIC6	R/W	√	V		47H
FFFFF120H	Interrupt control register	TM0IC00	R/W	√	V		47H
FFFFF122H	Interrupt control register	TM0IC01	R/W		√		47H
FFFFF124H	Interrupt control register	TM0IC10	R/W		√		47H
FFFFF126H	Interrupt control register	TM0IC11	R/W		√		47H
FFFFF128H	Interrupt control register	TM5IC0	R/W	$\sqrt{}$	V		47H
FFFFF12AH	Interrupt control register	TM5IC1	R/W	$\sqrt{}$	V		47H
FFFFF12CH	Interrupt control register	CSI0IC0	R/W	$\sqrt{}$	√		47H
FFFFF12EH	Interrupt control register	CSI0IC1	R/W	$\sqrt{}$	V		47H
FFFFF130H	Interrupt control register	SREIC0	R/W	√	√		47H
FFFFF132H	Interrupt control register	SRIC0	R/W	√	√		47H
FFFFF134H	Interrupt control register	STIC0	R/W	√	√		47H
FFFFF136H	Interrupt control register	SREIC1	R/W	$\sqrt{}$	V		47H
FFFFF138H	Interrupt control register	SRIC1	R/W	√	√		47H
FFFFF13AH	Interrupt control register	STIC1	R/W	$\sqrt{}$	V		47H
FFFFF13CH	Interrupt control register	TMHIC0	R/W	$\sqrt{}$	V		47H
FFFFF13EH	Interrupt control register	TMHIC1	R/W	$\sqrt{}$	V		47H
FFFFF140H	Interrupt control register	CSIAIC0	R/W		V		47H
FFFFF142H	Interrupt control register	IICIC0 ^{Note}	R/W	$\sqrt{}$	V		47H
FFFFF144H	Interrupt control register	ADIC	R/W	√	V		47H
FFFFF146H	Interrupt control register	KRIC	R/W		V		47H
FFFFF148H	Interrupt control register	WTIIC	R/W		$\sqrt{}$		47H
FFFFF14AH	Interrupt control register	WTIC	R/W		√		47H
FFFFF14CH	Interrupt control register	BRGIC	R/W		$\sqrt{}$		47H
FFFFF14EH	Interrupt control register	TM0IC20	R/W	$\sqrt{}$	$\sqrt{}$		47H
FFFFF150H	Interrupt control register	TM0IC21	R/W	$\sqrt{}$	$\sqrt{}$		47H
FFFFF152H	Interrupt control register	TM0IC30	R/W	$\sqrt{}$	$\sqrt{}$		47H
FFFFF154H	Interrupt control register	TM0IC31	R/W		$\sqrt{}$		47H
FFFFF156H	Interrupt control register	CSIAIC1	R/W		$\sqrt{}$		47H
FFFFF158H	Interrupt control register	TM0IC40	R/W	√	√		47H
FFFFF15AH	Interrupt control register	TM0IC41	R/W	√	√		47H
FFFFF15CH	Interrupt control register	TM0IC50	R/W	√	√		47H
FFFFF15EH	Interrupt control register	TM0IC51	R/W	V	√		47H
FFFFF160H	Interrupt control register	CSI0IC2	R/W	V	√		47H
FFFFF162H	Interrupt control register	SREIC2	R/W	V	√		47H
FFFFF164H	Interrupt control register	SRIC2	R/W	V	$\sqrt{}$		47H

Note Only in products with an I²C bus (Y products)

(3/12)

Address	Function Register Name	Symbol	R/W	000	abla P	it Unit	(3/12) After Reset
Address	Function Register Name	Symbol	K/VV			l	Allei Resel
FFFF166U	Interrupt control register	STIC2	R/W	1 √	8 √	16	4711
FFFFF166H	Interrupt control register	IICIC1 ^{Note 1}		√ √	√ √		47H
FFFFF168H	Interrupt control register	TP00VIC ^{Note 2}	R/W				47H
FFFFF174H	Interrupt control register		R/W	√ ,	√		47H
FFFFF176H	Interrupt control register	TP0CCIC0 ^{Note 2}	R/W	√	√		47H
FFFFF178H	Interrupt control register	TP0CCIC1 ^{Note 2}	R/W	√	√		47H
FFFFF1FAH	In-service priority register	ISPR	R	√	√		00H
FFFFF1FCH	Command register	PRCMD	W		√		Undefined
FFFFF1FEH	Power save control register	PSC	R/W	√	√		00H
FFFFF200H	A/D converter mode register	ADM	R/W	√	√		00H
FFFFF201H	Analog input channel specification register	ADS	R/W		√		00H
FFFFF202H	Power fail comparison mode register	PFM	R/W	√	√		00H
FFFFF203H	Power fail comparison threshold register	PFT	R/W		√		00H
FFFFF204H	A/D conversion result register	ADCR	R				Undefined
FFFFF205H	A/D conversion result register H	ADCRH	R		$\sqrt{}$		Undefined
FFFFF280H	D/A conversion value setting register 0	DACS0	R/W		$\sqrt{}$		00H
FFFFF282H	D/A conversion value setting register 1	DACS1	R/W		$\sqrt{}$		00H
FFFFF284H	D/A converter mode register	DAM	R/W	\checkmark	\checkmark		00H
FFFFF300H	Key return mode register	KRM	R/W	√	√		00H
FFFFF400H	Port 0 register	P0	R/W	√	√		00H ^{Note 3}
FFFFF402H	Port 1 register	P1	R/W	√	V		00H ^{Note 3}
FFFFF406H	Port 3 register	P3	R/W			√	0000H ^{Note 3}
FFFFF406H	Port 3 register L	P3L	R/W	$\sqrt{}$	√		00H ^{Note 3}
FFFFF407H	Port 3 register H	P3H	R/W	$\sqrt{}$	√		00H ^{Note 3}
FFFFF408H	Port 4 register	P4	R/W	√	√		00H ^{Note 3}
FFFFF40AH	Port 5 register	P5	R/W	V			00H ^{Note 3}
FFFFF40CH	Port 6 register	P6	R/W			V	0000H ^{Note 3}
FFFFF40CH	Port 6 register L	P6L	R/W	√	√		00H ^{Note 3}
FFFFF40DH	Port 6 register H	P6H	R/W	√	√		00H ^{Note 3}
FFFFF40EH	Port 7 register	P7	R			√	Undefined
FFFFF40EH	Port 7 register L	P7L	R		√		Undefined
FFFFF40FH	Port 7 register H	P7H	R		√		Undefined
FFFFF410H	Port 8 register	P8	R/W	V	√		00H ^{Note 3}
FFFFF412H	Port 9 register	P9	R/W			√	0000H ^{Note 3}
FFFFF412H	Port 9 register L	P9L	R/W	√	V		00H ^{Note 3}
FFFFF413H	Port 9 register H	P9H	R/W	√	√		00H ^{Note 3}
FFFFF420H	Port 0 mode register	PM0	R/W	√	√		FFH
FFFFF422H	Port 1 mode register	PM1	R/W	√	√		FFH
FFFFF426H	Port 3 mode register	PM3	R/W	<u> </u>		√	FFFFH
FFFFF426H	Port 3 mode register L	PM3L	R/W	√	√	<u> </u>	FFH
FFFFF427H	Port 3 mode register H	PM3H	R/W	\ √	√		FFH

Notes 1. Only in products with an I²C bus (Y products)

- **2.** Only in the μ PD70F3218H, 70F3218HY
- 3. The output latch is 00H or 0000H. When input, the pin status is read.

(4/12)

Addross	Eurotion Desister Name	Cumbal	R/W	0	oble D	يندا اين	(4/12) After Reset
Address	Function Register Name	Symbol	R/VV			it Unit	After Reset
	Dort 4 mode register	DNAA	D///	1 √	8 √	16	רבוי
FFFFF428H	Port 4 mode register	PM4	R/W R/W	√ √	√ √		FFH
FFFFF42AH	Port 5 mode register	PM5		V	٧	.1	
FFFF42CH	Port 6 mode register	PM6	R/W	,	1	√	FFFFH
FFFFF42CH	Port 6 mode register L	PM6L	R/W	√ /	√		FFH
FFFFF42DH	Port 6 mode register H	PM6H	R/W	√ /	√		FFH
FFFFF430H	Port 8 mode register	PM8	R/W	√	√	,	FFH
FFFFF432H	Port 9 mode register	PM9	R/W	,	,	√	FFFFH
FFFFF432H	Port 9 mode register L	PM9L	R/W	√	√		FFH
FFFFF433H	Port 9 mode register H	PM9H	R/W	√	√		FFH
FFFFF440H	Port 0 mode control register	PMC0	R/W	√	√		00H
FFFFF446H	Port 3 mode control register	PMC3	R/W			√	0000H
FFFFF446H	Port 3 mode control register L	PMC3L	R/W	√	√		00H
FFFFF447H	Port 3 mode control register H	РМС3Н	R/W	√	√		00H
FFFFF448H	Port 4 mode control register	PMC4	R/W	√	√		00H
FFFFF44AH	Port 5 mode control register	PMC5	R/W	√	√		00H
FFFFF44CH	Port 6 mode control register	PMC6	R/W			V	0000H
FFFFF44CH	Port 6 mode control register L	PMC6L	R/W	$\sqrt{}$	√		00H
FFFFF44DH	Port 6 mode control register H	PMC6H	R/W	√	$\sqrt{}$		00H
FFFFF450H	Port 8 mode control register	PMC8	R/W	$\sqrt{}$	√		00H
FFFFF452H	Port 9 mode control register	PMC9	R/W			$\sqrt{}$	0000H
FFFFF452H	Port 9 mode control register L	PMC9L	R/W	$\sqrt{}$	$\sqrt{}$		00H
FFFFF453H	Port 9 mode control register H	РМС9Н	R/W	$\sqrt{}$	$\sqrt{}$		00H
FFFFF466H	Port 3 function control register	PFC3	R/W		$\sqrt{}$		00H
FFFFF46AH	Port 5 function control register	PFC5	R/W	√	√		00H
FFFFF46DH	Port 6 function control register	PFC6H	R/W	$\sqrt{}$	V		00H
FFFFF470H	Port 8 function control register	PFC8	R/W	√	√		00H
FFFFF472H	Port 9 function control register	PFC9	R/W			√	0000H
FFFFF472H	Port 9 function control register L	PFC9L	R/W	√	√		00H
FFFFF473H	Port 9 function control register H	PFC9H	R/W	$\sqrt{}$	V		00H
FFFFF484H	Data wait control register 0	DWC0	R/W			√	7777H
FFFFF488H	Address wait control register	AWC	R/W			√	FFFFH
FFFFF48AH	Bus cycle control register	всс	R/W			√	AAAAH
FFFFF580H	8-bit timer H mode register 0	TMHMD0	R/W	√	V		00H
FFFFF581H	8-bit timer H carrier control register 0	TMCYC0	R/W	√	V		00H
FFFFF582H	8-bit timer H compare register 00	CMP00	R/W		V		00H
FFFFF583H	8-bit timer H compare register 01	CMP01	R/W		V		00H
FFFFF590H	8-bit timer H mode register 1	TMHMD1	R/W	V	√		00H
FFFFF591H	8-bit timer H carrier control register 1	TMCYC1	R/W	V	√		00H
FFFFF592H	8-bit timer H compare register 10	CMP10	R/W		√		00H
FFFFF593H	8-bit timer H compare register 11	CMP11	R/W		1		00H

(5/12)

Address	Function Register Name	Symbol	R/W	Oper	able E	it Unit	After Reset
	, and the second			1	8	16	
FFFFF5A0H	TMP0 control register 0	TP0CTL0 ^{Note}	R/W	√	√		00H
FFFFF5A1H	TMP0 control register 1	TP0CTL1 ^{Note}	R/W	√	√		00H
FFFFF5A2H	TMP0 I/O control register 0	TP0IOC0 ^{Note}	R/W	√	√		00H
FFFFF5A3H	TMP0 I/O control register 1	TP0IOC1 ^{Note}	R/W	√	√		00H
FFFFF5A4H	TMP0 I/O control register 2	TP0IOC2 ^{Note}	R/W	√	√		00H
FFFFF5A5H	TMP0 option register 0	TP0OPT0 ^{Note}	R/W	√	√		00H
FFFFF5A6H	TMP0 capture/compare register 0	TP0CCR0 ^{Note}	R/W			V	0000H
FFFFF5A8H	TMP0 capture/compare register 1	TP0CCR1 ^{Note}	R/W			V	0000H
FFFFF5AAH	TMP0 counter read buffer register	TP0CNT ^{Note}	R			V	0000H
FFFFF5C0H	16-bit timer counter 5	TM5	R			V	0000H
FFFF5C0H	8-bit timer counter 50	TM50	R		√		00H
FFFF5C1H	8-bit timer counter 51	TM51	R		√		00H
FFFFF5C2H	16-bit timer compare register 5	CR5	R/W			1	0000H
FFFF5C2H	8-bit timer compare register 50	CR50	R/W		√		00H
FFFF5C3H	8-bit timer compare register 51	CR51	R/W		$\sqrt{}$		00H
FFFFF5C4H	Timer clock selection register 5	TCL5	R/W			V	0000H
FFFF5C4H	Timer clock selection register 50	TCL50	R/W		√		00H
FFFF5C5H	Timer clock selection register 51	TCL51	R/W		√		00H
FFFFF5C6H	16-bit timer mode control register 5	TMC5	R/W			V	0000H
FFFF5C6H	8-bit timer mode control register 50	TMC50	R/W	√	√		00H
FFFF5C7H	8-bit timer mode control register 51	TMC51	R/W	√	√		00H
FFFFF600H	16-bit timer counter 00	TM00	R			V	0000H
FFFFF602H	16-bit timer capture/compare register 000	CR000	R/W			√	0000H
FFFFF604H	16-bit timer capture/compare register 001	CR001	R/W			$\sqrt{}$	0000H
FFFFF606H	16-bit timer mode control register 00	TMC00	R/W	√	√		00H
FFFFF607H	Prescaler mode register 00	PRM00	R/W	√	$\sqrt{}$		00H
FFFFF608H	Capture/compare control register 00	CRC00	R/W	√			00H
FFFFF609H	16-bit timer output control register 00	TOC00	R/W	√	$\sqrt{}$		00H
FFFFF610H	16-bit timer counter 01	TM01	R			$\sqrt{}$	0000H
FFFFF612H	16-bit timer capture/compare register 010	CR010	R/W				0000H
FFFFF614H	16-bit timer capture/compare register 011	CR011	R/W				0000H
FFFFF616H	16-bit timer mode control register 01	TMC01	R/W	√	$\sqrt{}$		00H
FFFFF617H	Prescaler mode register 01	PRM01	R/W	√	√		00H
FFFFF618H	Capture/compare control register 01	CRC01	R/W	√	$\sqrt{}$		00H
FFFFF619H	16-bit timer output control register 01	TOC01	R/W	√	$\sqrt{}$		00H
FFFFF620H	16-bit timer counter 02	TM02	R			1	0000H
FFFFF622H	16-bit timer capture/compare register 020	CR020	R/W			1	0000H
FFFFF624H	16-bit timer capture/compare register 021	CR021	R/W			1	0000H
FFFFF626H	16-bit timer mode control register 02	TMC02	R/W	√	$\sqrt{}$		00H
FFFFF627H	Prescaler mode register 02	PRM02	R/W	√	$\sqrt{}$		00H
FFFFF628H	Capture/compare control register 02	CRC02	R/W	√	√		00H

(6/12)

Address	Function Register Name	Symbol	R/W	Or	erabl	e Bit l	Jnit	(6/12 After Reset
				1	8	16	32	
FFFFF629H	16-bit timer output control register 02	TOC02	R/W	√	√			00H
FFFFF630H	16-bit timer counter 03	TM03	R			√		0000H
FFFFF632H	16-bit timer capture/compare register 030	CR030	R/W			√		0000H
FFFFF634H	16-bit timer capture/compare register 031	CR031	R/W			√		0000H
FFFFF636H	16-bit timer mode control register 03	TMC03	R/W	√	√			00H
FFFFF637H	Prescaler mode register 03	PRM03	R/W	√	√			00H
FFFFF638H	Capture/compare control register 03	CRC03	R/W	V	V			00H
FFFFF639H	16-bit timer output control register 03	TOC03	R/W	√	V			00H
FFFFF640H	16-bit timer counter 04	TM04	R			$\sqrt{}$		0000H
FFFFF642H	16-bit timer capture/compare register 040	CR040	R/W			√		0000H
FFFFF644H	16-bit timer capture/compare register 041	CR041	R/W			$\sqrt{}$		0000H
FFFFF646H	16-bit timer mode control register 04	TMC04	R/W	√	√			00H
FFFFF647H	Prescaler mode register 04	PRM04	R/W	√	√			00H
FFFFF648H	Capture/compare control register 04	CRC04	R/W	√	√			00H
FFFFF649H	16-bit timer output control register 04	TOC04	R/W	√	√			00H
FFFFF650H	16-bit timer counter 05	TM05	R			√		0000H
FFFFF652H	16-bit timer capture/compare register 050	CR050	R/W			√		0000H
FFFFF654H	16-bit timer capture/compare register 051	CR051	R/W			$\sqrt{}$		0000H
FFFFF656H	16-bit timer mode control register 05	TMC05	R/W	√	√			00H
FFFFF657H	Prescaler mode register 05	PRM05	R/W	√	√			00H
FFFFF658H	Capture/compare control register 05	CRC05	R/W	√	√			00H
FFFFF659H	16-bit timer output control register 05	TOC05	R/W	√	√			00H
FFFFF680H	Watch timer operation mode register	WTM	R/W	√	V			00H
FFFFF6C0H	Oscillation stabilization time select register	OSTS	R/W		V			01H
FFFFF6C1H	Watchdog timer clock selection register	WDCS	R/W		√			00H
FFFFF6C2H	Watchdog timer mode register 1	WDTM1	R/W	√	√			00H
FFFFF6D0H	Watchdog timer mode register 2	WDTM2	R/W		√			67H
FFFFF6D1H	Watchdog timer enable register	WDTE	R/W		√			9AH
FFFF6E0H	Real-time output buffer register L0	RTBL0	R/W		√			00H
FFFF6E2H	Real-time output buffer register H0	RTBH0	R/W		√			00H
FFFFF6E4H	Real-time output port mode register 0	RTPM0	R/W	$\sqrt{}$	√			00H
FFFFF6E5H	Real-time output port control register 0	RTPC0	R/W		√			00H
FFFF6F0H	Real-time output buffer register L1	RTBL1	R/W		√			00H
FFFFF6F2H	Real-time output buffer register H1	RTBH1	R/W	$\sqrt{}$				00H
FFFFF6F4H	Real-time output port mode register 1	RTPM1	R/W	$\sqrt{}$	√			00H
FFFFF6F5H	Real-time output port control register 1	RTPC1	R/W	$\sqrt{}$				00H
FFFFF706H	Port 3 function control expansion register	PFCE3 ^{Note}	R/W	$\sqrt{}$	√			00H
FFFFF802H	System status register	SYS	R/W	$\sqrt{}$	√			00H
FFFFF806H	PLL control register	PLLCTL	R/W	√	√			01H
FFFFF820H	Power save mode register	PSMR	R/W	√	√			00H
FFFFF828H	Processor clock control register	PCC	R/W	$\sqrt{}$	√			03H

(7/12)

Address	Function Register Name	Symbol	R/W	Op	erabl	e Bit l	Jnit	After Reset		
				1	8	16	32			
FFFFF840H	Correction address register 0	CORAD0	R/W				√	00000000H		
FFFFF840H	Correction address register 0L	CORAD0L	R/W			$\sqrt{}$		0000H		
FFFFF842H	Correction address register 0H	CORAD0H	R/W			$\sqrt{}$		0000H		
FFFFF844H	Correction address register 1	CORAD1	R/W				$\sqrt{}$	00000000H		
FFFFF844H	Correction address register 1L	CORAD1L	R/W			$\sqrt{}$		0000H		
FFFFF846H	Correction address register 1H	CORAD1H	R/W			$\sqrt{}$		0000H		
FFFFF848H	Correction address register 2	CORAD2	R/W				$\sqrt{}$	00000000H		
FFFFF848H	Correction address register 2L	CORAD2L	R/W			$\sqrt{}$		0000H		
FFFFF84AH	Correction address register 2H	CORAD2H	R/W			$\sqrt{}$		0000H		
FFFFF84CH	Correction address register 3	CORAD3	R/W				√	00000000H		
FFFFF84CH	Correction address register 3L	CORAD3L	R/W			√		0000H		
FFFFF84EH	Correction address register 3H	CORAD3H	R/W			$\sqrt{}$		0000H		
FFFFF880H	Correction control register	CORCN	R/W	√	√			00H		
FFFFF8B0H	Interval timer BRG mode register	PRSM	R/W		√			00H		
FFFFF8B1H	Interval timer BRG compare register	PRSCM	R/W		√			00H		
FFFF9FCH	On-chip debug mode register	OCDM ^{Note}	R/W	√	√			01H		
FFFFFA00H	Asynchronous serial interface mode register 0	ASIM0	R/W	$\sqrt{}$	√			01H		
FFFFFA02H	Receive buffer register 0	RXB0	R		√			FFH		
FFFFFA03H	Asynchronous serial interface status register 0	ASIS0	R		√			00H		
FFFFFA04H	Transmit buffer register 0	TXB0	R/W		√			FFH		
FFFFFA05H	Asynchronous serial interface transmission status register 0	ASIF0	R	1	1			00H		
FFFFFA06H	Clock selection register 0	CKSR0	R/W		√			00H		
FFFFFA07H	Baud rate generator control register 0	BRGC0	R/W		√			FFH		
FFFFFA10H	Asynchronous serial interface mode register 1	ASIM1	R/W	√	√			01H		
FFFFFA12H	Receive buffer register 1	RXB1	R		√			FFH		
FFFFFA13H	Asynchronous serial interface status register 1	ASIS1	R		√			00H		
FFFFFA14H	Transmit buffer register 1	TXB1	R/W		√			FFH		
FFFFFA15H	Asynchronous serial interface transmission status register 1	ASIF1	R	1	1			00H		
FFFFFA16H	Clock selection register 1	CKSR1	R/W					00H		
FFFFFA17H	Baud rate generator control register 1	BRGC1	R/W		√			FFH		
FFFFFA20H	Asynchronous serial interface mode register 2	ASIM2	R/W	V	√			01H		
FFFFFA22H	Receive buffer register 2	RXB2	R		√			FFH		
FFFFFA23H	Asynchronous serial interface status register 2	ASIS2	R		√			00H		
FFFFFA24H	Transmit buffer register 2	TXB2	R/W		√			FFH		
FFFFFA25H	Asynchronous serial interface transmission status register 2	ASIF2	R	1	1			00H		
FFFFFA26H	Clock selection register 2	CKSR2	R/W		√			00H		
FFFFFA27H	Baud rate generator control register 2	BRGC2	R/W		√			FFH		
FFFFFB00H	TIP00 noise elimination control register	P0NFC ^{Note}	R/W	√	√			00H		

(8/12)

		1	,	1			(8/12)
Address	Function Register Name	Symbol	R/W	Opera	able B	it Unit	After Reset
				1	8	16	
FFFFFB04H	TIP01 noise elimination control register	P1NFC ^{Note}	R/W	V	√		00H
FFFFFC00H	External interrupt falling edge specification register 0	INTF0	R/W	V	√		00H
FFFFFC13H	External interrupt falling edge specification register 9H	INTF9H	R/W	V	V		00H
FFFFC20H	External interrupt rising edge specification register 0	INTR0	R/W	V	V		00H
FFFFC33H	External interrupt rising edge specification register 9H	INTR9H	R/W	V	V		00H
FFFFC40H	Pull-up resistor option register 0	PU0	R/W	V	V		00H
FFFFC42H	Pull-up resistor option register 1	PU1	R/W	V	V		00H
FFFFC46H	Pull-up resistor option register 3	PU3	R/W	√	√		00H
FFFFC48H	Pull-up resistor option register 4	PU4	R/W	V	V		00H
FFFFC4AH	Pull-up resistor option register 5	PU5	R/W	V	V		00H
FFFFC4CH	Pull-up resistor option register 6	PU6	R/W			√	0000H
FFFFFC4CH	Pull-up resistor option register 6L	PU6L	R/W	V	√		00H
FFFFFC4DH	Pull-up resistor option register 6H	PU6H	R/W	V	V		00H
FFFFFC50H	Pull-up resistor option register 8	PU8	R/W	V	V		00H
FFFFC52H	Pull-up resistor option register 9	PU9	R/W			V	0000H
FFFFC52H	Pull-up resistor option register 9L	PU9L	R/W	V	V		00H
FFFFC53H	Pull-up resistor option register 9H	PU9H	R/W	V	√		00H
FFFFFC67H	Port 3 function register H	PF3H	R/W	V	V		00H
FFFFC68H	Port 4 function register	PF4	R/W	V	V		00H
FFFFC6AH	Port 5 function register	PF5	R/W	V	V		00H
FFFFFC6CH	Port 6 function register	PF6	R/W			V	0000H
FFFFC6CH	Port 6 function register L	PF6L	R/W	V	V		00H
FFFFFC6DH	Port 6 function register H	PF6H	R/W	V	V		00H
FFFFFC70H	Port 8 function register	PF8	R/W	1	√		00H
FFFFC73H	Port 9 function register H	PF9H	R/W	1	√		00H
FFFFFD00H	Clocked serial interface mode register 00	CSIM00	R/W	1	√		00H
FFFFFD01H	Clocked serial interface clock selection register 0	CSIC0	R/W	1	√		00H
FFFFFD02H	Clocked serial interface receive buffer register 0	SIRB0	R			√	0000H
FFFFFD02H	Clocked serial interface receive buffer register 0L	SIRB0L	R		V		00H
FFFFFD04H	Clocked serial interface transmit buffer register 0	SOTB0	R/W			√	0000H
FFFFFD04H	Clocked serial interface transmit buffer register 0L	SOTB0L	R/W		√		00H
FFFFFD06H	Clocked serial interface read-only receive buffer register 0	SIRBE0	R			√	0000H
FFFFFD06H	Clocked serial interface read-only receive buffer register 0L	SIRBE0L	R		√		00H
FFFFFD08H	Clocked serial interface first-stage transmit buffer register 0	SOTBF0	R/W			√	0000H
FFFFFD08H	Clocked serial interface first-stage transmit buffer register 0L	SOTBF0L	R/W		√		00H
FFFFFD0AH	Serial I/O shift register 0	SIO00	R/W			√	00H
FFFFFD0AH	Serial I/O shift register 0L	SIO00L	R/W		√		0000H
FFFFFD10H	Clocked serial interface mode register 01	CSIM01	R/W	1	V		00H
FFFFFD11H	Clocked serial interface clock selection register 1	CSIC1	R/W	1	√		00H
FFFFFD12H	Clocked serial interface receive buffer register 1	SIRB1	R			√	0000H
FFFFFD12H	Clocked serial interface receive buffer register 1L	SIRB1L	R		√		00H

(9/12)

Address	Function Register Name	Symbol	R/W	Operable Bit Unit			After Rese
				1	8	16	
FFFFFD14H	Clocked serial interface transmit buffer register 1	SOTB1	R/W			V	0000H
FFFFD14H	Clocked serial interface transmit buffer register 1L	SOTB1L	R/W		√		00H
FFFFFD16H	Clocked serial interface read-only receive buffer register 1	SIRBE1	R			V	0000H
FFFFD16H	Clocked serial interface read-only receive buffer register 1L	SIRBE1L	R		V		00H
FFFFFD18H	Clocked serial interface first-stage transmit buffer register 1	SOTBF1	R/W			V	0000H
FFFFD18H	Clocked serial interface first-stage transmit buffer register 1L	SOTBF1L	R/W		V		00H
FFFFFD1AH	Serial I/O shift register 1	SIO01	R/W			V	00H
FFFFFD1AH	Serial I/O shift register 1L	SIO1L	R/W		$\sqrt{}$		0000H
FFFFFD20H	Clocked serial interface mode register 02	CSIM02	R/W	√	√		00H
FFFFFD21H	Clocked serial interface clock selection register 2	CSIC2	R/W	√	√		00H
FFFFFD22H	Clocked serial interface receive buffer register 2	SIRB2	R			V	0000H
FFFFD22H	Clocked serial interface receive buffer register 2L	SIRB2L	R		√		00H
FFFFFD24H	Clocked serial interface transmit buffer register 2	SOTB2	R/W			1	0000H
FFFFD24H	Clocked serial interface transmit buffer register 2L	SOTB2L	R/W		$\sqrt{}$		00H
FFFFFD26H	Clocked serial interface read-only receive buffer register 2	SIRBE2	R			$\sqrt{}$	0000H
FFFFFD26H	Clocked serial interface read-only receive buffer register 2L	SIRBE2L	R		$\sqrt{}$		00H
FFFFFD28H	Clocked serial interface first-stage transmit buffer register 2	SOTBF2	R/W			V	0000H
FFFFFD28H	Clocked serial interface first-stage transmit buffer register 2L	SOTBF2L	R/W		√		00H
FFFFFD2AH	Serial I/O shift register 2	SIO02	R/W			V	00H
FFFFFD2AH	Serial I/O shift register 2L	SIO02L	R/W		√		0000H
FFFFFD40H	Serial operation mode specification register 0	CSIMA0	R/W	√	√		00H
FFFFFD41H	Serial status register 0	CSIS0	R/W	$\sqrt{}$	$\sqrt{}$		00H
FFFFFD42H	Serial trigger register 0	CSIT0	R/W	$\sqrt{}$	$\sqrt{}$		00H
FFFFFD43H	Division value selection register 0	BRGCA0	R/W		$\sqrt{}$		03H
FFFFFD44H	Automatic data transfer address point specification register 0	ADTP0	R/W		$\sqrt{}$		00H
FFFFFD45H	Automatic data transfer interval specification register 0	ADTI0	R/W		$\sqrt{}$		00H
FFFFFD46H	Serial I/O shift register A0	SIOA0	R/W	$\sqrt{}$	$\sqrt{}$		00H
FFFFFD47H	Automatic data transfer address count register 0	ADTC0	R	$\sqrt{}$	$\sqrt{}$		00H
FFFFFD50H	Serial operation mode specification register 1	CSIMA1	R/W	$\sqrt{}$	$\sqrt{}$		00H
FFFFFD51H	Serial status register 1	CSIS1	R/W	$\sqrt{}$	$\sqrt{}$		00H
FFFFD52H	Serial trigger register 1	CSIT1	R	$\sqrt{}$	$\sqrt{}$		00H
FFFFFD53H	Division value selection register 1	BRGCA1	R/W		$\sqrt{}$		03H
FFFFFD54H	Automatic data transfer address point specification register 1	ADTP1	R/W		$\sqrt{}$		00H
FFFFFD55H	Automatic data transfer interval specification register 1	ADTI1	R/W		$\sqrt{}$		00H
FFFFFD56H	Serial I/O shift register A1	SIOA1	R/W	$\sqrt{}$	V		00H
FFFFFD57H	Automatic data transfer address count register 1	ADTC1	R	$\sqrt{}$	V		00H
FFFFFD80H	IIC shift register 0	IIC0 ^{Note}	R/W		V		00H
FFFFFD82H	IIC control register 0	IICC0 ^{Note}	R/W	√	√		00H
FFFFFD83H	Slave address register 0	SVA0 ^{Note}	R/W		√		00H
FFFFFD84H	IIC clock selection register 0	IICCL0 ^{Note}	R/W	√	√		00H
FFFFFD85H	IIC function expansion register 0	IICX0 ^{Note}	R/W	√	√		00H

Note Only in products with an I²C bus (Y products)

(10/12)

							(10/12
Address	Function Register Name	Symbol	R/W	Oper	able B	it Unit	After Reset
				1	8	16	
FFFFFD86H	IIC status register 0	IICS0 ^{Note}	R	√	√		00H
FFFFFD8AH	IIC flag register 0	IICF0 ^{Note}	R/W	√	√		00H
FFFFFD90H	IIC shift register 1	IIC1 ^{Note}	R/W		V		00H
FFFFFD92H	IIC control register 1	IICC01 ^{Note}	R/W	√	√		00H
FFFFFD93H	Slave address register 1	SVA01 ^{Note}	R/W		√		00H
FFFFFD94H	IIC clock selection register 1	IICCL01 ^{Note}	R/W	√	$\sqrt{}$		00H
FFFFFD95H	IIC function expansion register 1	IICX1 ^{Note}	R/W	√	√		00H
FFFFFD96H	IIC status register 1	IICS01 ^{Note}	R	√	√		00H
FFFFFD9AH	IIC flag register 1	IICF1 ^{Note}	R/W	√	$\sqrt{}$		00H
FFFFE00H	CSIA0 buffer RAM 0	CSIA0B0	R/W			$\sqrt{}$	Undefined
FFFFE00H	CSIA0 buffer RAM 0L	CSIA0B0L	R/W		$\sqrt{}$		Undefined
FFFFE01H	CSIA0 buffer RAM 0H	CSIA0B0H	R/W		√		Undefined
FFFFFE02H	CSIA0 buffer RAM 1	CSIA0B1	R/W			√	Undefined
FFFFE02H	CSIA0 buffer RAM 1L	CSIA0B1L	R/W		V		Undefined
FFFFE03H	CSIA0 buffer RAM 1H	CSIA0B1H	R/W		V		Undefined
FFFFE04H	CSIA0 buffer RAM 2	CSIA0B2	R/W			1	Undefined
FFFFE04H	CSIA0 buffer RAM 2L	CSIA0B2L	R/W		V		Undefined
FFFFE05H	CSIA0 buffer RAM 2H	CSIA0B2H	R/W		V		Undefined
FFFFFE06H	CSIA0 buffer RAM 3	CSIA0B3	R/W			V	Undefined
FFFFE06H	CSIA0 buffer RAM 3L	CSIA0B3L	R/W		√		Undefined
FFFFE07H	CSIA0 buffer RAM 3H	CSIA0B3H	R/W		√		Undefined
FFFFFE08H	CSIA0 buffer RAM 4	CSIA0B4	R/W			1	Undefined
FFFFE08H	CSIA0 buffer RAM 4L	CSIA0B4L	R/W		√		Undefined
FFFFE09H	CSIA0 buffer RAM 4H	CSIA0B4H	R/W		V		Undefined
FFFFE0AH	CSIA0 buffer RAM 5	CSIA0B5	R/W			1	Undefined
FFFFE0AH	CSIA0 buffer RAM 5L	CSIA0B5L	R/W		V		Undefined
FFFFE0BH	CSIA0 buffer RAM 5H	CSIA0B5H	R/W		V		Undefined
FFFFFE0CH	CSIA0 buffer RAM 6	CSIA0B6	R/W			√	Undefined
FFFFFE0CH	CSIA0 buffer RAM 6L	CSIA0B6L	R/W		√		Undefined
FFFFE0DH	CSIA0 buffer RAM 6H	CSIA0B6H	R/W		√		Undefined
FFFFE0EH	CSIA0 buffer RAM 7	CSIA0B7	R/W			√	Undefined
FFFFFE0EH	CSIA0 buffer RAM 7L	CSIA0B7L	R/W		√		Undefined
FFFFE0FH	CSIA0 buffer RAM 7H	CSIA0B7H	R/W		√		Undefined
FFFFFE10H	CSIA0 buffer RAM 8	CSIA0B8	R/W			V	Undefined
FFFFE10H	CSIA0 buffer RAM 8L	CSIA0B8L	R/W		√		Undefined
FFFFFE11H	CSIA0 buffer RAM 8H	CSIA0B8H	R/W		V		Undefined
FFFFFE12H	CSIA0 buffer RAM 9	CSIA0B9	R/W			V	Undefined
FFFFFE12H	CSIA0 buffer RAM 9L	CSIA0B9L	R/W		V		Undefined
FFFFFE13H	CSIA0 buffer RAM 9H	CSIA0B9H	R/W		V		Undefined

Note Only in products with an I²C bus (Y products)

(11/12)

Address	Function Register Name	Symbol	R/W	Oper	able B	it Unit	(11/12) After Reset
				1	8	16	
FFFFFE14H	CSIA0 buffer RAM A	CSIA0BA	R/W			V	Undefined
FFFFFE14H	CSIA0 buffer RAM AL	CSIA0BAL	R/W		1		Undefined
FFFFFE15H	CSIA0 buffer RAM AH	CSIA0BAH	R/W		V		Undefined
FFFFFE16H	CSIA0 buffer RAM B	CSIA0BB	R/W			1	Undefined
FFFFE16H	CSIA0 buffer RAM BL	CSIA0BBL	R/W		√		Undefined
FFFFE17H	CSIA0 buffer RAM BH	CSIA0BBH	R/W		V		Undefined
FFFFFE18H	CSIA0 buffer RAM C	CSIA0BC	R/W			V	Undefined
FFFFE18H	CSIA0 buffer RAM CL	CSIA0BCL	R/W		V		Undefined
FFFFFE19H	CSIA0 buffer RAM CH	CSIA0BCH	R/W		V		Undefined
FFFFFE1AH	CSIA0 buffer RAM D	CSIA0BD	R/W			V	Undefined
FFFFE1AH	CSIA0 buffer RAM DL	CSIA0BDL	R/W		V		Undefined
FFFFE1BH	CSIA0 buffer RAM DH	CSIA0BDH	R/W		V		Undefined
FFFFFE1CH	CSIA0 buffer RAM E	CSIA0BE	R/W			√	Undefined
FFFFFE1CH	CSIA0 buffer RAM EL	CSIA0BEL	R/W		√		Undefined
FFFFE1DH	CSIA0 buffer RAM EH	CSIA0BEH	R/W		√		Undefined
FFFFFE1EH	CSIA0 buffer RAM F	CSIA0BF	R/W			√	Undefined
FFFFE1EH	CSIA0 buffer RAM FL	CSIA0BFL	R/W		√		Undefined
FFFFFE1FH	CSIA0 buffer RAM FH	CSIA0BFH	R/W		V		Undefined
FFFFFE20H	CSIA1 buffer RAM 0	CSIA1B0	R/W			1	Undefined
FFFFFE20H	CSIA1 buffer RAM 0L	CSIA1B0L	R/W		V		Undefined
FFFFFE21H	CSIA1 buffer RAM 0H	CSIA1B0H	R/W		V		Undefined
FFFFFE22H	CSIA1 buffer RAM 1	CSIA1B1	R/W			√	Undefined
FFFFFE22H	CSIA1 buffer RAM 1L	CSIA1B1L	R/W		V		Undefined
FFFFE23H	CSIA1 buffer RAM 1H	CSIA1B1H	R/W		√		Undefined
FFFFFE24H	CSIA1 buffer RAM 2	CSIA1B2	R/W			√	Undefined
FFFFE24H	CSIA1 buffer RAM 2L	CSIA1B2L	R/W		V		Undefined
FFFFE25H	CSIA1 buffer RAM 2H	CSIA1B2H	R/W		V		Undefined
FFFFFE26H	CSIA1 buffer RAM 3	CSIA1B3	R/W			√	Undefined
FFFFFE26H	CSIA1 buffer RAM 3L	CSIA1B3L	R/W		$\sqrt{}$		Undefined
FFFFFE27H	CSIA1 buffer RAM 3H	CSIA1B3H	R/W		$\sqrt{}$		Undefined
FFFFFE28H	CSIA1 buffer RAM 4	CSIA1B4	R/W			$\sqrt{}$	Undefined
FFFFFE28H	CSIA1 buffer RAM 4L	CSIA1B4L	R/W		$\sqrt{}$		Undefined
FFFFFE29H	CSIA1 buffer RAM 4H	CSIA1B4H	R/W		$\sqrt{}$		Undefined
FFFFFE2AH	CSIA1 buffer RAM 5	CSIA1B5	R/W			$\sqrt{}$	Undefined
FFFFFE2AH	CSIA1 buffer RAM 5L	CSIA1B5L	R/W		$\sqrt{}$		Undefined
FFFFFE2BH	CSIA1 buffer RAM 5H	CSIA1B5H	R/W		$\sqrt{}$		Undefined
FFFFFE2CH	CSIA1 buffer RAM 6	CSIA1B6	R/W			√	Undefined
FFFFFE2CH	CSIA1 buffer RAM 6L	CSIA1B6L	R/W		√		Undefined
FFFFFE2DH	CSIA1 buffer RAM 6H	CSIA1B6H	R/W		V		Undefined
FFFFFE2EH	CSIA1 buffer RAM 7	CSIA1B7	R/W			√	Undefined
FFFFFE2EH	CSIA1 buffer RAM 7L	CSIA1B7L	R/W		V		Undefined
FFFFFE2FH	CSIA1 buffer RAM 7H	CSIA1B7H	R/W		$\sqrt{}$		Undefined

(12/12)

Address	Function Register Name	Symbol	R/W	Oper	able B	it Unit	(12/12) After Reset
				1	8	16	
FFFFFE30H	CSIA1 buffer RAM 8	CSIA1B8	R/W			$\sqrt{}$	Undefined
FFFFE30H	CSIA1 buffer RAM 8L	CSIA1B8L	R/W		√		Undefined
FFFFE31H	CSIA1 buffer RAM 8H	CSIA1B8H	R/W		√		Undefined
FFFFE32H	CSIA1 buffer RAM 9	CSIA1B9	R/W			$\sqrt{}$	Undefined
FFFFE32H	CSIA1 buffer RAM 9L	CSIA1B9L	R/W		√		Undefined
FFFFFE33H	CSIA1 buffer RAM 9H	CSIA1B9H	R/W		√		Undefined
FFFFE34H	CSIA1 buffer RAM A	CSIA1BA	R/W			$\sqrt{}$	Undefined
FFFFE34H	CSIA1 buffer RAM AL	CSIA1BAL	R/W		√		Undefined
FFFFE35H	CSIA1 buffer RAM AH	CSIA1BAH	R/W		√		Undefined
FFFFE36H	CSIA1 buffer RAM B	CSIA1BB	R/W			\checkmark	Undefined
FFFFE36H	CSIA1 buffer RAM BL	CSIA1BBL	R/W		√		Undefined
FFFFE37H	CSIA1 buffer RAM BH	CSIA1BBH	R/W		√		Undefined
FFFFE38H	CSIA1 buffer RAM C	CSIA1BC	R/W			$\sqrt{}$	Undefined
FFFFE38H	CSIA1 buffer RAM CL	CSIA1BCL	R/W		√		Undefined
FFFFFE39H	CSIA1 buffer RAM CH	CSIA1BCH	R/W		√		Undefined
FFFFE3AH	CSIA1 buffer RAM D	CSIA1BD	R/W			\checkmark	Undefined
FFFFE3AH	CSIA1 buffer RAM DL	CSIA1BDL	R/W		√		Undefined
FFFFE3BH	CSIA1 buffer RAM DH	CSIA1BDH	R/W		√		Undefined
FFFFE3CH	CSIA1 buffer RAM E	CSIA1BE	R/W			\checkmark	Undefined
FFFFE3CH	CSIA1 buffer RAM EL	CSIA1BEL	R/W		√		Undefined
FFFFE3DH	CSIA1 buffer RAM EH	CSIA1BEH	R/W		√		Undefined
FFFFFE3EH	CSIA1 buffer RAM F	CSIA1BF	R/W			$\sqrt{}$	Undefined
FFFFE3EH	CSIA1 buffer RAM FL	CSIA1BFL	R/W		√		Undefined
FFFFE3FH	CSIA1 buffer RAM FH	CSIA1BFH	R/W		V		Undefined
FFFFFBEH	External bus interface mode control register	EXIMC	R/W		√		00H

3.4.7 Special registers

Special registers are registers that prevent invalid data from being written when an inadvertent program loop occurs.

The V850ES/KJ1 has the following three special registers.

- Power save control register (PSC)
- Processor clock control register (PCC)
- Watchdog timer mode register (WDTM1)

Moreover, there is also the PRCMD register, which is a protection register for write operations to the special registers that prevents the application system from unexpectedly stopping due to an inadvertent program loop. Write access to the special registers is performed with a special sequence and illegal store operations are notified to the SYS register.

(1) Setting data to special registers

Setting data to a special registers is done in the following sequence.

- <1> Prepare the data to be set to the special register in a general-purpose register.
- <2> Write the data prepared in step <1> to the PRCMD register.
- <3> Write the setting data to the special register (using following instructions).
 - Store instruction (ST/SST instruction)
 - Bit manipulation instruction (SET1/CLR1/NOT1 instruction)

<4> to <8> Insert NOP instructions (5 instructions)^{Note}.

[Description Example] When using PSC register (standby mode setting)

```
ST.B r11,PSMR[r0]
                       ; PSMR register setting (IDLE, STOP mode setting)
<1>MOV 0x02,r10
<2>ST.B r10,PRCMD[r0] ; PRCMD register write
<3>ST.B r10,PSC[r0]
                         ; PSC register setting
<4>NOP^{Note}
                         ; Dummy instruction
<5>NOP^{Note}
                         ; Dummy instruction
<6>NOP Note
                         ; Dummy instruction
<7 > NOP^{Note}
                         ; Dummy instruction
< 8 > NOP^{Note}
                         ; Dummy instruction
(next instruction)
```

No special sequence is required to read special registers.

Note When switching to the IDLE mode or the STOP mode (PSC.STP bit = 1), 5 NOP instructions must be inserted immediately after switching is performed.


- Cautions 1. Interrupts are not acknowledged for the store instruction for the PRCMD register. This is because continuous execution of store instructions by the program in steps <2> and <3> above is assumed. If another instruction is placed between step <2> and <3>, the above sequence may not be realized when an interrupt is acknowledged for that instruction, which may cause malfunction.
 - 2. The data written to the PRCMD register is dummy data, but use the same register as the general-purpose register used for setting data to the special register (step <3>) when writing to the PRCMD register (step <2>). The same applies to when using a generalpurpose register for addressing.

(2) Command register (PRCMD)

The PRCMD register is an 8-bit register used to prevent data from being written to registers that may have a large influence on the system, possibly causing the application system to unexpectedly stop, when an inadvertent program loop occurs. Only the first write operation to the special register following the execution of a previously executed write operation to the PRCMD register, is valid.

As a result, register values can be overwritten only using a preset sequence, preventing invalid write operations.

This register can only be written in 8-bit units (if it is read, an undefined value is returned).



(3) System status register (SYS)

This register is allocated with status flags showing the operating state of the entire system.

This register can be read or written in 8-bit or 1-bit units.

After res	set: 00H	R/W	Address:	FFFFF802	:H			
	7	6	5	4	3	2	1	<0>
SYS	0	0	0	0	0	0	0	PRERR
	PRERR		Detection of protection error					
	0	Protection	otection error has not occurred					
	1	Protection	n error has	occurred				

The operation conditions of the PRERR flag are described below.

(a) Set conditions (PRERR = 1)

- (i) When a write operation to the special register takes place without write operation being performed to the PRCMD register (when step <3> is performed without performing step <2> as described in 3.4.7
 (1) Setting data to special registers).
- (ii) When a write operation (including bit manipulation instruction) to an on-chip peripheral I/O register other than a special register is performed following write to the PRCMD register (when <3> in 3.4.7 (1) Setting data to special registers is not a special register).
- Remark Regarding the special registers other than the WDTM register (PCC and PSC registers), even if on-chip peripheral I/O register read (except bit manipulation instruction) (internal RAM access, etc.) is performed in between write to the PRCMD register and write to a special register, the PRERR flag is not set and setting data can be written to the special register.

(b) Clear conditions (PRERR = 0)

- (i) When 0 is written to the PRERR flag
- (ii) When system reset is performed
- Cautions 1. If 0 is written to the PRERR bit of the SYS register that is not a special register immediately following write to the PRCMD register, the PRERR bit becomes 0 (write priority).
 - 2. If data is written to the PRCMD register that is not a special register immediately following write to the PRCMD register, the PRERR bit becomes 1.

3.4.8 Cautions

Be sure to set the following register before using the V850ES/KJ1.

System wait control register (VSWC)

After setting the VSWC register, set the other registers as required.

When using an external bus, set the VSWC register and then set the various pins to the control mode by setting the port-related registers.

(1) System wait control register (VSWC)

The VSWC register controls the bus access wait time for the on-chip peripheral I/O registers.

Access to the on-chip peripheral I/O register lasts 3 clocks (during no wait), but in the V850ES/KJ1, waits are required according to the internal system clock frequency. Set the values shown below to the VSWC register according to the internal system clock frequency that is used.

This register can be read or written in 8-bit units (Address: FFFFF06EH, After reset: 77H).

Operation Conditions	Internal System Clock Frequency (fclk)	VSWC Register Setting
REGC = VDD = 5 V±10%,	32 kHz ≤ fclk < 16.6 MHz	00H
In PLL mode (fx = 2 to 5 MHz)	16.6 MHz ≤ fclk ≤ 20 MHz	01H
REGC = VDD = 4.0 to 5.5 V	32 kHz ≤ fcpu ≤ 16 MHz	00H
REGC = Capacity, VDD = 4.0 to 5.5 V	32 kHz ≤ fclk < 8 MHz	00H
REGC = VDD = 2.7 to 4.0 V	32 kHz ≤ fclk ≤ 8 MHz	00H

Remark fx: Main clock oscillation frequency

(2) Access to special on-chip peripheral I/O register

This product has two types of internal system buses.

One type is for the CPU bus and the other is for the peripheral bus to interface with low-speed peripheral hardware.

Since the CPU bus clock and peripheral bus clock are asynchronous, if a conflict occurs during access between the CPU and peripheral hardware, illegal data may be passed unexpectedly. Therefore, when accessing peripheral hardware that may cause a conflict, the number of access cycles is changed so that the data is received/passed correctly in the CPU. As a result, the CPU does not shift to the next instruction processing and enters the wait status. When this wait status occurs, the number of execution clocks of the instruction is increased by the number of wait clocks.

Note this with caution when performing real-time processing.

When accessing a special on-chip peripheral I/O register, additional waits may be required further to the waits set by the VSWC register.

The access conditions at that time and the method to calculate the number of waits to be inserted (number of CPU clocks) are shown below.

Peripheral Function	Register Name	Access	k				
Watchdog timer 1 (WDT1)	WDTM1	Write	1 to 5				
	<calculation number="" of="" waits=""> $\{(1/fx) \times 2/((2+m)/f_{CPU})\} + 1$ fx: Main clock oscillation frequency</calculation>						
Watchdog timer 2 (WDT2)	WDTM2	Write	3 (fixed)				
16-bit timer/event counter P0 (TMP0) ^{Note 1}	TP0CCR0, TP0CCR1, TP0CNT	Read	1				
	<calculation number="" of="" wa<br="">{(1/fxx)/((2 + m)/fcpu)} + 1</calculation>	aits>					
	TP0CCR0, TP0CCR1	Write	0 to 2				
	<calculation number="" of="" waits=""> {(1/fxx) × 5/((2 + m)/fcpu)} A wait occurs when performing continuous write to same register</calculation>						
16-bit timer/event counters 00 to 05 (TM00 to TM05)	TMC00 to TMC05 Read-modify-write		1 (fixed) A wait occurs during write				
Clocked serial interfaces 0 and 1 with automatic transmit/receive function (CSIA0, CSIA1)	CSIA0B0 to CSIA0BF, CSIA1B0 to CSIA1BF	Write ^{Note 2}	0 to 18 (when performing continuous write via write instruction)				
	<calculation number="" of="" waits=""> {(1/fscka) × 5 - (4 + m)/fcpu)}/{((2 + m)/fcpu)} However, 1 wait if fcpu = fxx if the CSISn.CKSAn1 and CSISn.CKSAn0 bits are 00. fscka: CSIA selection clock frequency</calculation>						
	CSIA0B0 to CSIA0BF, CSIA1B0 to CSIA1BF	Write ^{Note 2}	0 to 20 (when conflict occurs between write instruction and write via receive operation)				
	<calculation number="" of="" waits=""> {((1/fscka) × 5)/((2 + m)/fcPU)} fscka: CSIA selection clock frequency</calculation>						
$1^{2}C0^{Note 3}, 1^{2}C1^{Note 3}$	IICS0, IICS1	Read	1 (fixed)				
Asynchronous serial interfaces 0 to 2 (UART0 to UART2)	ASIS0 to ASIS2	Read	1 (fixed)				
Real-time output functions 0 and 1 (RTO0, RTO1)	RTBL0, RTBL1, RTBH0, RTBH1	Write (when RTPCn.RTPOEn bit = 0)	1				
A/D converter	ADM, ADS, PFM, PFT	Write	1 to 2				
	ADCR, ADCRH	Read	1 to 2				
	<calculation maximum="" number="" of="" waits=""></calculation>						

Number of waits to be added = $(2 + m) \times k$ [clocks]

Notes 1. Only in the μ PD70F3218H, 70F3218HY

2. If fetched from the on-chip RAM, the number of waits is as shown above.

If fetched from the external memory, the number of waits may be fewer than the number shown above.

The effect of the external memory access cycle differs depending on the wait settings, etc. However, the number of waits above is the maximum value.

- 3. I²C0 and I²C1 are available only in the products with I²C bus (Y products).
- **4.** In the μ PD70F3217H, 70F3217HY, 70F3218H, and 70F3218HY, the calculation is shown below. $\{(1/fxx) \times 2/[(2 + m)/fcpu]\} + 1$

Caution When the CPU operates on the subclock and no clock is input to the X1 pin, do not access a register in which a wait occurs using an access method that causes a wait. If a wait occurs, it can only be released by a reset.

Remarks 1. In the calculation for the number of waits:

fcpu: CPU clock frequency

m: Set value of bits 2 to 0 of the VSWC register

fclk: Internal system clock

When fclk < 16.6 MHz: m = 0When fclk \geq 16.6 MHz: m = 1

2. n = 0, 1

The digits below the decimal point are truncated if less than (1/fcpu)/(2 + m) or rounded up if larger than (1/fcpu)/(2 + m) when multiplied by (1/fcpu).

CHAPTER 4 PORT FUNCTIONS

4.1 Features

O Input-only ports: 16 pins O I/O ports: 112 pins

Fixed to N-ch open-drain output: 6 (medium: 4)
Switchable to N-ch open-drain output: 12
O Input/output can be specified in 1-bit units

4.2 Basic Port Configuration

The V850ES/KJ1 incorporates a total of 128 I/O port pins consisting of ports 0, 1, 3 to 9, CD, CM, CS, CT, DH, and DL (including 16 input-only port pins). The port configuration is shown below.




Table 4-1. Pin I/O Buffer Power Supplies

Power Supply	Corresponding Pins
AV _{REF0}	Port 7
AV _{REF1}	Port 1
BV _{DD}	Port CD, port CM, port CS, port CT, port DH, port DL
EV _{DD}	RESET, port 0, port 3 to port 6, port 8, port 9

4.3 Port Configuration


Table 4-2. Port Configuration

Item	Configuration
Control registers	Port n register (Pn: n = 0, 1, 3 to 9, CD, CM, CS, CT, DL, DH) Port n mode register (PMn: n = 0, 1, 3 to 6, 8, 9, CD, CM, CS, CT, DL, DH) Port n mode control register (PMCn: n = 0, 3 to 6, 8, 9, CM, CS, CT, DL, DH) Port n function control register (PFCn: n = 3, 5, 6, 8, 9) Port n function register (PFn: n = 3 to 6, 8, 9) Pull-up resistor option register (PUn: n = 0, 1, 3 to 6, 8, 9)
Ports	Input only: 16 I/O: 112
Pull-up resistors	Software control: 56

(1) Port n register (Pn)

Data I/O with external devices is performed by writing to and reading from the Pn register. The Pn register is configured of a port latch that retains the output data and a circuit that reads the pin status.

Each bit of the Pn register corresponds to one pin of port n and can be read or written in 1-bit units.



Writing to and reading from the Pn register is executed as follows independent of the setting of the PMCn register.

Table 4-3. Reading to/Writing from Pn Register


Setting of PMn Register	Writing to Pn Register	Reading from Pn Register
Output mode (PMnm bit = 0)	Write to the output latch ^{Note} . In the port mode (PMCnm bit = 0), the contents of the output latch are output from the pin.	The value of the output latch is read.
Input mode (PMnm bit = 1)	Write to the output latch. The status of the pin is not affected ^{Note} .	The pin status is read.

Note The value written to the output latch is retained until a value is next written to the output latch.

(2) Port n mode register (PMn)

PMn specifies the input mode/output mode of the port.


Each bit of the PMn register corresponds to one pin of port n and can be specified in 1-bit units.



(3) Port n mode control register (PMCn)

PMCn specifies the port mode/alternate function.


Each bit of the PMCn register corresponds to one pin of port n and can be specified in 1-bit units.



(4) Port n function control register (PFCn)

PFCn is a register that specifies the alternate function to be used when one pin has two or more alternate functions.


Each bit of the PFCn register corresponds to one pin of port n and can be specified in 1-bit units.



(5) Port n function control expansion register (PFCEn)

PFCEn is a register that specifies the alternate function to be used when one pin has three or more alternate functions.


Each bit of the PFCEn register corresponds to one pin of port n and can be specified in 1-bit units.



(6) Port n function register (PFn)

PFn is a register that specifies normal output/N-ch open-drain output.

Each bit of the PFn register corresponds to one pin of port n and can be specified in 1-bit units.



PFnm ^{Note}	Control of normal output/N-ch open-drain output
0	Normal output (CMOS output)
1	N-ch open-drain output

Note The PFnm bit is valid only when the PMn.PMnm bit is 0 (output mode) regardless of the setting of the PMCn register. When the PMnm bit is 1 (input mode), the set value in the PFn register is invalid.

Example <1> When the value of the PFn register is valid

PFnm bit = 1 ... N-ch open-drain output is specified.

PMnm bit = 0 ... Output mode is specified.

PMCnm bit = 0 or 1

<2> When the value of the PFn register is invalid

PFnm bit = 0 ... N-ch open-drain output is specified.


PMnm bit = 1 ... Input mode is specified.

PMCnm bit = 0 or 1

(7) Pull-up resistor option register (PUn)

PUn is a register that specifies the connection of an on-chip pull-up resistor.


Each bit of the PUn register corresponds to one pin of port n and can be specified in 1-bit units.



(8) Port settings

Set the ports as follows.

Figure 4-1. Register Settings and Pin Functions



Remark Switch to the alternate function using the following procedure.

- <1> Set the PFCn and PFCEn registers.
- <2> Set the PMCn register.
- <3> Set the INTRn or INTFn register (to specify an external interrupt pin).

If the PMCn register is set first, an unintended function may be set while the PFCn and PFCEn registers are being set.

4.3.1 Port 0

Port 0 is a 7-bit I/O port for which I/O settings can be controlled in 1-bit units.

Port 0 includes the following alternate functions.

Table 4-4. Alternate-Function Pins of Port 0


Pin Name	Pin No.	Alternate Function	I/O	PULL ^{Note 1}	Remark	Block Type
P00	6	тоно	Output	Yes	-	D-2
P01	7	TOH1	Output			D-2
P02	17	NMI	Input		Analog noise elimination	H-1
P03	18	INTP0	Input			H-1
P04	19	INTP1	Input			H-1
P05 ^{Note 2}	20	INTP2	Input			H-1
P06	21	INTP3	Input			H-1

Notes 1. Software pull-up function

2. In the μPD70F3218H and 70F3218HY, care must be exercised in processing the P05 pin when reset is released. For details, refer to 4.3.1 (5) Cautions.


Caution P02 to P06 have hysteresis characteristics when the alternate function is input, but not in the port mode.

(1) Port 0 register (P0)



Note In the μ PD70F3218H and 70F3218HY, care must be exercised in processing the P05 pin when reset is released. For details, refer to **4.3.1 (5) Cautions**.


(2) Port 0 mode register (PM0)



(3) Port 0 mode control register (PMC0)

	7	6	5	4	3	2	1	0
PMC0	0	PMC06	PMC05 ^{Note}	PMC04	PMC03	PMC02	PMC01	PMC00
		ı						
	PMC06		Spe	cification o	of P06 pin c	peration m	node	
	0	I/O port						
	1	INTP3 in	out					
	PMC05		Specification of P05 pin operation mode					
	0	I/O port						
	1	INTP2 in	out					
	PMC04		Spe	cification o	of P04 pin c	peration m	node	
	0	I/O port						
	1	INTP1 in	out					
	PMC03		Spe	cification o	of P03 pin c	peration m	node	
	0	I/O port						
	1	INTP0 in	out					
	PMC02		Spe	cification o	of P02 pin c	peration m	node	
	0	I/O port						
	1	NMI inpu	t					
	PMC01		Spe	cification o	of P01 pin c	peration m	node	
	0	I/O port						
	1	TOH1 ou	tput					
	PMC00		Spe	cification o	of P00 pin c	peration m	node	
	0	I/O port						
	1	TOH0 ou	tput					

(4) Pull-up resistor option register 0 (PU0)



(5) Cautions

In the μ PD70F3218H and 70F3218HY, perform the following operations before starting operation after reset is released. If the following operations are not performed, a normal operation is not executed.

- <1> Input a low level to the P05/INTP2 pin.
- <2> Clear the OCDM.OCDM0 bit Note to 0.

Fix the P05/INTP2 pin to low-level input until the processing of <2> is completed.


Note The OCDM register is as follows.

After res	After reset: 01HNote		Address	s: FFFFF9F	СН			
	7	6	5	4	3	2	1	<0>
OCDM	0	0	0	0	0	0	0	OCDM0

OCDM0	Operation mode
0	Selects normal operation mode and disconnects the on-chip pull-down resistor of the P05/INTP2 pin.
1	When P05 pin is low: Normal operation mode When P05 pin is high: RFU

Note RESET input sets this register to 01H. After reset by the WDTRES1 and WDTRES2 signals, however, the value of the OCDM register is retained.

Caution The P05 pin of the μ PD70F3218H and 70F3218HY has an on-chip pull-down resistor. This resistor is disconnected when the OCDM0 flag is cleared to 0.



4.3.2 Port 1

Port 1 is a 2-bit I/O port for which I/O settings can be controlled in 1-bit units.


Port 1 includes the following alternate functions.

Table 4-5. Alternate-Function Pins of Port 1

Pin Name	Pin No.	Alternate Function	I/O	PULL ^{Note}	Remark	Block Type
P10	3	ANO0	Output	Yes	_	A-2
P11	4	ANO1	Output			A-2


Note Software pull-up function

(1) Port 1 register (P1)




(2) Port 1 mode register (PM1)

Caution When used as the ANO0 and ANO1 pins, set PM1 = FFH all together.



(3) Pull-up resistor option register 1 (PU1)



4.3.3 Port 3

Port 3 is a 10-bit I/O port for which I/O settings can be controlled in 1-bit units.

Port 3 includes the following alternate functions.

Table 4-6. Alternate-Function Pins of Port 3

Pin Name	Pin No.	Alternate Function	I/O	PULL ^{Note 1}	Remark	Block Type
P30	25	TXD0	Output	Yes	_	D-2
P31	26	RXD0	Input			D-1-1
P32	27	ASCK0	Input			D-1-2
P33	28	TI000/TO00/TIP00 ^{Note 2} / TOP00 ^{Note 2}	I/O			E-6 ^{Note 3} / G-7-1 ^{Note 2}
P34	29	TI001/TIP01 ^{Note 2} / TOP01 ^{Note 2}	I/O			D-1-2 ^{Note 3} / G-7-2 ^{Note 2}
P35	30	TI010/TO01	I/O			E-6
P36	31	-	_	No ^{Note 4}	N-ch open-drain output	J
P37	32	_	_			J
P38	35	SDA0 ^{Note 5}	I/O			К
P39	36	SCL0 ^{Note 5}	I/O			К

Notes 1. Software pull-up function

- **2.** Only in the μ PD70F3218H, 70F3218HY
- **3.** Only in the μ PD703216, 703216Y, 703217Y, 70F3217Y, 70F3217Y, 70F3217H, 70F3217HY
- 4. An on-chip pull-up resistor can be provided by a mask option (only in the mask ROM versions).
- **5.** Only in products with an I²C bus (Y products)

Caution P31 to P35, P38, and P39 have hysteresis characteristics when the alternate function is input, but not in the port mode.

(1) Port 3 register (P3)

After reset: 00H (output latch) R/W Address: P3 FFFFF406H, P3L FFFFF406H, P3H FFFFF407H 15 13 12 9 8 P3 (P3HNote) 0 P39 P38 7 6 5 4 3 2 0 (P3L) P37 P36 P35 P34 P33 P32 P31 P30

P3n	Control of output data (in output mode) (n = 0 to 9)
0	0 is output
1	1 is output

Note When reading from or writing to bits 8 to 15 of the P3 register in 8-bit or 1-bit units, specify these bits as bits 0 to 7 of the P3H register.

Remark The P3 register can be read or written in 16-bit units.

However, when the higher 8 bits and the lower 8 bits of the P3 register are used as the P3H register and as the P3L register, respectively, this register can be read or written in 8-bit or 1-bit units.

(2) Port 3 mode register (PM3)

After reset: FFFFH R/W Address: PM3 FFFFF426H, PM3L FFFFF426H, PM3H FFFFF427H 15 14 13 12 11 10 9 8 PM3 (PM3HNote) 1 1 PM39 PM38 5 6 4 3 2 0 1 (PM3L) PM37 PM36 PM35 PM34 PM33 PM32 PM31 PM30

PM3n	Control of I/O mode (n = 0 to 9)					
0	Output mode					
1	Input mode					

Note When reading from or writing to bits 8 to 15 of the PM3 register in 8-bit or 1-bit units, specify these bits as bits 0 to 7 of the PM3H register.

Remark The PM3 register can be read or written in 16-bit units.

When the higher 8 bits and the lower 8 bits of the PM3 register are used as the PM3H register and as the PM3L register, respectively, this register can be read or written in 8-bit or 1-bit units.

(3) Port 3 mode control register (PMC3)

After res	set: 0000H	R/W	Address:	PMC3 FFF	•	РМСЗН F	FFFF447H	
	15	14	13	12	11	10	9	8
PMC3 (PMC3H ^{Note 1})	0	0	0	0	0	0	PMC39 ^{Note 2}	PMC38 ^{Note 2}
	7	6	5	4	3	2	1	0
(PMC3L)	0	0	PMC35	PMC34	PMC33	PMC32	PMC31	PMC30
	PMC39		Spe	ecification o	of P39 pin c	peration n	node	
	0	I/O port						
	1	SCL0 I/O						
	PMC38		Spe	ecification o	of P38 pin c	peration n	node	
	0	I/O port						
	1	SDA0 I/O						
	PMC35	Specification of P35 pin operation mode						
	0	I/O port						
	1	TI010 input/TO01 output						
	PMC34	Specification of P34 pin operation mode						
	0	I/O port						
	1	TI001 inpu	ut/TIP01 in	put ^{Note 3} /TO	P01 output	Note 3		
	PMC33		Spe	ecification c	of P33 pin c	peration n	node	
	0	I/O port						
	1	TI000 inpu	ıt/TO00 ou	tput/TIP00	input ^{Note 3} /7	ΓΟΡ00 out	tput ^{Note 3}	
	PMC32		Spe	ecification c	of P32 pin c	peration n	node	
	0	I/O port						
	1	ASCK0 in	put					
	PMC31		Spe	ecification c	of P31 pin c	peration n	node	
	0	I/O port						
	1	RXD0 inpu	ut					
	PMC30		Spe	ecification o	of P30 pin c	peration n	node	
	0	I/O port						
	1	TXD0 outp	out					

- **Notes 1.** When reading from or writing to bits 8 to 15 of the PMC3 register in 8-bit or 1-bit units, specify these bits as bits 0 to 7 of the PMC3H register.
 - 2. Valid only in products with an I^2C bus (Y products). In all other products, set this bit to
 - **3.** Only in the μ PD70F3218H, 70F3218HY

Remark The PMC3 register can be read or written in 16-bit units.

When the higher 8 bits and the lower 8 bits of the PMC3 register are used as the PMC3H register and as the PMC3L register, respectively, this register can be read or written in 8-bit or 1-bit units.

(4) Port 3 function register H (PF3H)

After reset: 00H R/W Address: FFFFC67H

7 6 5 4 3 2 1 0

PF3H 0 0 0 0 0 PF39 PF38

PF3n	Specification of normal port/alternate function (n = 8, 9)					
0	When used as normal port (N-ch open-drain output)					
1	When used as alternate-function (N-ch open-drain output)					

Caution When using P38 and P39 as N-ch open-drain-output alternate-function pins, set in the following sequence.

Be sure to set the port latch to 1 before setting the pin to N-ch open-drain output. P3n bit = 1 \rightarrow PF3n bit = 1 \rightarrow PMC3n bit = 1

(5) Port 3 function control register (PFC3)

(a) μ PD703216, 703216Y, 703217, 703217Y, 70F3217, 70F3217Y, 70F3217H, 70F3217HY

After reset: 00H R/W Address: FFFFF466H

 7
 6
 5
 4
 3
 2
 1
 0

 PFC3
 0
 0
 PFC35
 0
 PFC33
 0
 0
 0

PFC35	Specification of alternate-function pin of P35 pin
0	TI010 input
1	TO01 output

PFC33	Specification of alternate-function pin of P33 pin
0	TI000 input
1	TO00 output

Caution Always clear bits 0 to 2, 4, 6, and 7 of the PFC3 register to 0.

(b) μ PD70F3218H, 70F3218HY

After reset: 00H R/W Address: FFFFF466H

 7
 6
 5
 4
 3
 2
 1
 0


 PFC3
 0
 0
 PFC35
 PFC34
 PFC33
 0
 0
 0

Caution Always clear bits 0 to 2, 6, and 7 of the PFC3 register to 0.

Remark For details of specification of alternate-function pins, refer to 4.3.3 (8) Specifying alternate-function pins of port 3.

(6) Port 3 function control expansion register (PFCE3)^{Note}

Note Only in the μ PD70F3218H, 70F3218HY



Remark For details of specification of alternate-function pins, refer to 4.3.3 (8) Specifying alternate-function pins of port 3.

(7) Pull-up resistor option register 3 (PU3)



PU3n	Control of on-chip pull-up resistor connection (n = 0 to 5)				
0	Not connected				
1	Connected				

Caution An on-chip pull-up resistor can be provided for P36 to P39 by a mask option (only in the mask ROM versions).

(8) Specifying alternate-function pins of port 3^{Note}

PFC35	Specification of Alternate-Function Pin of P35 Pin
0	TI010 input
1	TO01 output

PFCE34	PFC34	Specification of Alternate-Function Pin of P34 Pin
0	0	TI001 input
0	1	Setting prohibited
1	0	TIP01 input
1	1	TOP01 output

PFCE33	PFC33	Specification of Alternate-Function Pin of P33 Pin
0	0	TI000 input
0	1	TO00 output
1	0	TIP00 input
1	1	TOP00 output

4.3.4 Port 4

Port 4 is a 3-bit I/O port for which I/O settings can be controlled in 1-bit units.

Port 4 includes the following alternate functions.


Table 4-7. Alternate-Function Pins of Port 4

Pin Name	Pin No.	Alternate Function	I/O	PULL ^{Note}	Remark	Block Type
P40	22	SI00	Input	Yes	-	D-1-2
P41	23	SO00	Output		N-ch open-drain output can	F-1
P42	24	SCK00	I/O		be selected.	F-2


Note Software pull-up function

Caution P40 and P42 have hysteresis characteristics when the alternate function is input, but not in the port mode.

(1) Port 4 register (P4)




(2) Port 4 mode register (PM4)




(3) Port 4 mode control register (PMC4)

After reset: 00H		R/W	Address: Fl	FFFF448H				
	7	6	5	4	3	2	1	0
PMC4	0	0	0	0	0	PMC42	PMC41	PMC40
	PMC42	PMC42 Specification of P42 pin operation mode						
	0	I/O port						
	1	SCK00 I/O						
	PMC41	PMC41 Specification of P41 pin operation mode						
	0	I/O port						
	1	SO00 output						
	PMC40	Specification of P40 pin operation mode						
	0	I/O port						
	1	SI00 inpu	t					

(4) Port 4 function register (PF4)



(5) Pull-up resistor option register 4 (PU4)



4.3.5 Port 5

Port 5 is a 6-bit I/O port for which I/O settings can be controlled in 1-bit units.


Port 5 includes the following alternate functions.

Table 4-8. Alternate-Function Pins of Port 5


Pin Name	Pin No.	Alternate Function	I/O	PULL ^{Note}	Remark	Block Type
P50	37	TI011/RTP00/KR0	I/O	Yes	_	E-5
P51	38	TI50/RTP01/KR1	I/O			E-5
P52	39	TO50/RTP02/KR2	I/O			E-4
P53	40	SIA0/RTP03/KR3	I/O			E-5
P54	41	SOA0/RTP04/KR4	I/O		N-ch open-drain output can	G-1
P55	42	SCKA0/RTP05/KR5	I/O		be selected.	G-2

Note Software pull-up function

(1) Port 5 register (P5)




(2) Port 5 mode register (PM5)



(3) Port 5 mode control register (PMC5)

After res	set: 00H	R/W	Address: FF	FFF44AH						
	7	6	5	4	3	2	1	0		
ИС5	0	0	PMC55	PMC54	PMC53	PMC52	PMC51	PMC50		
		I								
	PMC55	1/6	Specification of P55 pin operation mode							
	0	I/O port/K	· · · · · · · · · · · · · · · · · · ·							
	1	SCKA0 I/	O/RTP05 o	utput						
	PMC54		Spe	ecification c	f P54 pin c	peration m	node			
	0	I/O port/K	R4 input							
	1	SOA0 out	tput/RTP04	output						
	PMC53		Specification of P53 pin operation mode							
	0	I/O port/KR3 input								
	1	SIA0 inpu	SIA0 input/RTP03 output							
	PMC52		Spe	ecification o	f P52 pin c	peration m	node			
	0	I/O port/K	R2 input							
	1	TO50 out	put/RTP02	output						
	PMC51		Spe	ecification o	f P51 pin c	peration m	node			
	0	I/O port/K	R1 input							
	1	TI50 inpu	t/RTP01 ou	ıtput						
	PMC50		Specification of P50 pin operation mode							
	0	I/O port/K	I/O port/KR0 input							
	1	TI011 inp	ut/RTP00 c	utput						

(4) Port 5 function register 5 (PF5)



PF5n	Control of normal output/N-ch open-drain output (n = 4, 5)					
0	Normal output					
1	N-ch open-drain output					

Cautions 1. Always set bits 0 to 3, 6, and 7 of the PF5 register to 0.

2. When using P54 and P55 as N-ch open-drain-output alternate-function pins, set in the following sequence.

Be sure to set the port latch to 1 before setting the pin to N-ch open-drain output. P5n bit = 1 \rightarrow PF5n bit = 1 \rightarrow PMC5n bit = 1

(5) Port 5 function control register (PFC5)

After reset: 00H R/W Address: FFFFF46AH 5 3 2 1 0 PFC5 PFC55 PFC54 PFC53 PFC52 PFC51 PFC50 0 0

PFC55	Specification of alternate-function pin of P55 pin
0	SCKA0 I/O
1	RTP05 output

PFC54	Specification of alternate-function pin of P54 pin					
0	SOA0 output					
1	RTP04 output					

PFC53	Specification of alternate-function pin of P53 pin				
0	SIA0 input				
1	RTP03 output				

PFC52	Specification of alternate-function pin of P52 pin				
0	TO50 output				
1	RTP02 output				

PFC51	Specification of alternate-function pin of P51 pin
0	TI50 input
1	RTP01 output

PFC50	Specification of alternate-function pin of P50 pin					
0	TI011 input					
1	RTP00 output					

(6) Pull-up resistor option register 5 (PU5)

After reset: 00H R/W Address: FFFFC4AH 5 4 3 2 0 PU5 0 PU55 PU54 PU53 PU52 PU51 PU50

PU5n	Control of on-chip pull-up resistor connection (n = 0 to 5)				
0	Not connected				
1	Connected				

4.3.6 Port 6

Port 6 is a 16-bit I/O port for which I/O settings can be controlled in 1-bit units.

Port 6 includes the following alternate functions.

Table 4-9. Alternate-Function Pins of Port 6

Pin Name	Pin No.	Alternate Function	I/O	PULL ^{Note 1}	Remark	Block Type
P60	43	RTP10	Output	Yes	_	D-2
P61	44	RTP11	Output			D-2
P62	45	RTP12	Output			D-2
P63	46	RTP13	Output			D-2
P64	47	RTP14	Output			D-2
P65	48	RTP15	Output			D-2
P66	49	SI02	Input			D-1-2
P67	50	SO02	Output		N-ch open-drain output	F-1
P68	51	SCK02	I/O			F-2
P69	52	TI040	Input		_	D-1-2
P610	53	TI041	Input			D-1-2
P611	54	TO04	Output			D-2
P612	55	TI050	Input			D-1-2
P613	56	TI051/TO05	I/O			E-6
P614	57	_	-	No ^{Note 2}		J
P615	58	_	-			J

Notes 1. Software pull-up function

2. An on-chip pull-up resistor can be provided by a mask option (only in the mask ROM versions).

Caution P66, P68, P69, P610, P612, and P613 have hysteresis characteristics when the alternate function is input, but not in the port mode.

(1) Port 6 register (P6)


After reset: 00H (output latch) R/W Address: P6 FFFFF40CH, P6L FFFFF40CH, P6H FFFFF40DH 15 14 13 12 11 10 9 8 P6 (P6HNote P615 P614 P613 P612 P611 P610 P69 P68 6 5 4 3 2 0 (P6L) P67 P66 P65 P64 P63 P62 P61 P60 P₆n Control of output data (in output mode) (n = 0 to 15) 0 0 is output 1 1 is output

Note When reading from or writing to bits 8 to 15 of the P6 register in 8-bit or 1-bit units, specify these bits as bits 0 to 7 of the P6H register.

Remark The P6 register can be read or written in 16-bit units.

However, when the higher 8 bits and the lower 8 bits of the P6 register are used as the P6H register and as the P6L register, respectively, this register can be read or written in 8-bit or 1-bit units.

(2) Port 6 mode register (PM6)



Note When reading from or writing to bits 8 to 15 of the PM6 register in 8-bit or 1-bit units, specify these bits as bits 0 to 7 of the PM6H register.

Remark The PM6 register can be read or written in 16-bit units.

However, when the higher 8 bits and the lower 8 bits of the PM6 register are used as the PM6H register and as the PM6L register, respectively, this register can be read or written in 8-bit or 1-bit units.

(3) Port 6 mode control register (PMC6)

After res	After reset: 0000H		Address: PMC6 FFFFF44CH, PMC6L FFFFF44CH, PMC6H FFFFF44DH					1
	15		13	12	11	10	9	8
PMC6 (PMC6H ^{Note})	0	0	PMC613	PMC612	PMC611	PMC610	PMC69	PMC68
	7	6	5	4	3	2	1	0
(PMC6L)	PMC67	PMC66	PMC65	PMC64	PMC63	PMC62	PMC61	PMC60
	PMC613		Spe	cification o	f P613 pin	operation n	node	
	0	I/O port						
	1	TI051 inp	ut/TO05 ou	tput				
	PMC612		Spe	cification o	f P612 pin	operation n	node	
	0	I/O port						
	1	TI050 inp	ut					
	PMC611		Spe	cification o	f P611 pin	operation n	node	
	0	I/O port						
	1	TO04 out	put					
	PMC610		Spe	cification o	f P610 pin	operation n	node	
	0	I/O port						
	1	1 TI041 input						
	PMC69	Specification of P69 pin operation mode						
	0	I/O port						
	1	TI040 input						
	PMC68	Specification of P68 pin operation mode						
	0	I/O port						
	1	SCK02 I/0)					
	PMC67		Spe	ecification o	of P67 pin o	peration m	ode	
	0	I/O port						
	1	SO02 out	put					
	PMC66	Specification of P66 pin operation mode						
	0	I/O port						
	1	SI02 input						
	PMC6n	Specification of P6n pin operation mode (n = 0 to 5)						
	0	I/O port						
	1	RTP1n ou	ıtput					
Note When reading from or writing to hits 8 to 15 of the PMC6 register in 8-hit or 1-h								hit or 1-hit

Note When reading from or writing to bits 8 to 15 of the PMC6 register in 8-bit or 1-bit units, specify these bits as bits 0 to 7 of the PMC6H register.

Remark The PMC6 register can be read or written in 16-bit units.

However, when the higher 8 bits and the lower 8 bits of the PMC6 register are used as the PMC6H register and as the PMC6L register, respectively, this register can be read or written in 8-bit or 1-bit units.

(4) Port 6 function register (PF6)

After reset: 0000H Address: PF6 FFFFC6CH, R/W PF6L FFFFC6CH, PF6H FFFFC6DH 15 13 12 10 8 PF6 (PF6H^{Note}) 0 0 0 0 0 PF68

(PF6L)

PF67

PF6n	Control of normal output/N-ch open-drain output (n = 7, 8)
0	Normal output
1	N-ch open-drain output

Note When reading from or writing to bits 8 to 15 of the PF6 register in 8-bit or 1-bit units, specify these bits as bits 0 to 7 of the PF6H register.

Caution Always set PF6 register bits 0 to 6 and 9 to 15 to 0.

Remark The PF6 register can be read or written in 16-bit units.

However, when the higher 8 bits and the lower 8 bits of the PF6 register are used as the PF6H register and as the PF6L register, respectively, this register can be read or written in 8-bit or 1-bit units.

(5) Port 6 function control register (PFC6H)

After reset: 00H R/W Address: FFFFF46DH

7 6 5 4 3 2 1 0

PFC6H 0 0 PFC613 0 0 0 0 0

PFC613	Specification of alternate-function pin of P613 pin
0	TI051 input
1	TO05 output

(6) Pull-up resistor option register 6 (PU6)

After reset: 0000H R/W Address: PU6 FFFFC4CH, PU6L FFFFC4CH, PU6H FFFFC4DH

PU6 (PU6HNote)

(PU6L)

15	14	13	12	11	10	9	8
0	0	PU613	PU612	PU611	PU610	PU69	PU68
7	6	5	4	3	2	1	0
PU67	PU66	PU65	PU64	PU63	PU62	PU61	PU60

PU6n	Control of on-chip pull-up resistor connection (n = 0 to 13)
0	Not connected

Note When reading from or writing to bits 8 to 15 of the PU6 register in 8-bit or 1-bit units, specify these bits as bits 0 to 7 of the PU6H register.

Caution An on-chip pull-up resistor can be provided for P614 and P615 (only in the mask ROM version).

Remark The PU6 register can be read or written in 16-bit units.

Connected

However, when the higher 8 bits and the lower 8 bits of the PU6 register are used as the PU6H register and as the PU6L register, respectively, this register can be read or written in 8-bit or 1-bit units.

4.3.7 Port 7

Port 7 is a 16-bit input-only port for which all the pins are fixed to input.


Port 7 includes the following alternate functions.

Table 4-10. Alternate-Function Pins of Port 7

Pin Name	Pin No.	Alternate Function	I/O	PULL ^{Note}	Remark	Block Type
P70	144	ANI0	Input	No	_	A-1
P71	143	ANI1	Input			A-1
P72	142	ANI2	Input			A-1
P73	141	ANI3	Input			A-1
P74	140	ANI4	Input			A-1
P77	139	ANI5	Input			A-1
P76	138	ANI6	Input			A-1
P77	137	ANI7	Input			A-1
P78	136	ANI8	Input			A-1
P79	135	ANI9	Input			A-1
P710	134	ANI10	Input			A-1
P711	133	ANI11	Input			A-1
P712	132	ANI12	Input			A-1
P713	131	ANI13	Input			A-1
P714	130	ANI14	Input			A-1
P715	129	ANI15	Input			A-1

Note Software pull-up function

(1) Port 7 register (P7)



Note When reading from bits 8 to 15 of the P7 register in 8-bit or 1-bit units, specify these bits as bits 0 to 7 of the P7H register.

Remark The P7 register can be read only in 16-bit units.

However, when the higher 8 bits of the P7 register are used as the P7H register and the lower 8 bits as the P7L register, they can be read only in 8-bit units.

4.3.8 Port 8

Port 8 is a 2-bit I/O port for which I/O settings can be controlled in 1-bit units.

Port 8 includes the following alternate functions.

Table 4-11. Alternate-Function Pins of Port 8


Pin Name	Pin No.	Alternate Function	I/O	PULL ^{Note 1}	Remark	Block Type
P80	59	RXD2/SDA1 ^{Note 2}	I/O	Yes	N-ch open-drain output can	G-5
P81	60	TXD2/SCL1 ^{Note 2}	I/O		be selected.	G-6

Notes 1. Software pull-up function


2. Only in products with an I²C bus (Y products)

Caution P80 and P81 have hysteresis characteristics when the alternate function is input, but not in the port mode.


(1) Port 8 register (P8)



(2) Port 8 mode register (PM8)



(3) Port 8 mode control register (PMC8)



PMC81	Specification of P81 pin operation mode
0	I/O port
1	TXD2 output/SCL1 ^{Note} I/O

PMC80	Specification of P80 pin operation mode	
0	I/O port	
1	RXD2 input/SDA1 ^{Note} I/O	

Note Only in products with an I²C bus (Y products)

(4) Port 8 function register (PF8)

After reset: 00H R/W Address: FFFFC70H

7 6 5 4 3 2 1 0

PF8 0 0 0 0 0 PF81 PF80


PF8n	Control of normal output/N-ch open-drain output (n = 0, 1)
0	Normal output
1	N-ch open-drain output

Caution When using P80 and P81 as N-ch open-drain-output alternate-function pins, set in the following sequence.

Be sure to set the port latch to 1 before setting the pin to N-ch open-drain output.

P8n bit = 1 \rightarrow PFC8n bit = 0/1 \rightarrow PF8n bit = 1 \rightarrow PMC8n bit = 1

(5) Port 8 function control register (PFC8)




PFC81	Specification of alternate-function pin of P81 pin
0	TXD2 output
1	SCL1 ^{Note} I/O

PFC80	Specification of alternate-function pin of P80 pin
0	RXD2 input
1	SDA1 ^{Note} I/O

Note Only in products with an I²C bus (Y products). Clear to 0 for all other products.

(6) Pull-up resistor option register 8 (PU8)



PU8n	Control of on-chip pull-up resistor connection (n = 0, 1)		
0	Not connected		
1	Connected		

4.3.9 Port 9

Port 9 is a 16-bit I/O port for which I/O settings can be controlled in 1-bit units. Port 9 includes the following alternate functions.

Table 4-12. Alternate-Function Pins of Port 9

Pin Name	Pin No.	Alternate Function	I/O	PULL ^{Note}	Remark	Block Type
P90	61	A0/TXD1/KR6	I/O	No	-	E-3
P91	62	A1/RXD1/KR7	I/O			E-1
P92	63	A2/TI020/TO02	I/O			E-3
P93	64	A3/TI021	I/O			E-2
P94	65	A4/TI030/TO03	I/O			E-3
P95	66	A5/TI031	I/O			E-2
P96	67	A6/TI51/TO51	I/O			E-3
P97	68	A7/SI01	I/O			E-2
P98	69	A8/SO01	Output		N-ch open-drain output can	G-4
P99	70	A9/SCK01	I/O		be specified.	G-3
P910	71	A10/SIA1	I/O		_	E-2
P911	72	A11/SOA1	Output		N-ch open-drain output can	G-4
P912	73	A12/SCKA1	I/O		be specified.	G-3
P913	74	A13/INTP4	I/O		Analog noise elimination	H-2
P914	75	A14/INTP5	I/O			H-2
P915	76	A15/INTP6	I/O			H-2

Note Software pull-up function

Caution P93, P95, P97, P99, P910, and P912 to P915 have hysteresis characteristics when the alternate function is input, but not in the port mode.

(1) Port 9 register (P9)

After reset: 00H (output latch) R/W Address: P9H FFFFF412H, P9L FFFFF412H, P9H FFFFF413H 15 14 13 12 11 10 9 8 P9 (P9HNote) P914 P911 P98 P915 P913 P912 P910 P99 6 5 3 0 (P9L) P97 P96 P95 P94 P93 P92 P91 P90 P9n Control of output data (in output mode) (n = 0 to 15)0 0 is output 1 1 is output

Note When reading from or writing to bits 8 to 15 of the P9 register in 8-bit or 1-bit units, specify these bits as bits 0 to 7 of the P9H register.

Remark The P9 register can be read or written in 16-bit units.

However, when the higher 8 bits and the lower 8 bits of the P9 register are used as the P9H register and as the P9L register, respectively, these registers can be read or written in 8-bit or 1-bit units.

(2) Port 9 mode register (PM9)

After reset: FFFFH R/W Address: PM9 FFFFF432H, PM9L FFFFF432H, PM9H FFFFF433H 15 14 13 12 11 10 9 8 PM9 (PM9HNote) PM915 PM914 PM913 PM912 PM911 PM910 PM99 **PM98** 6 5 3 2 0 (PM9L) PM97 PM96 PM95 PM94 PM93 PM92 PM91 PM90 PM9n Control of I/O mode (n = 0 to 5) 0 Output mode 1 Input mode

Note When reading from or writing to bits 8 to 15 of the PM9 register in 8-bit or 1-bit units, specify these bits as bits 0 to 7 of the PM9H register.

Remark The PM9 register can be read or written in 16-bit units.

However, when the higher 8 bits and the lower 8 bits of the PM9 register are used as the PM9H register and as the PM9L register, respectively, this register can be read or written in 8-bit or 1-bit units.

(3) Port 9 mode control register (PMC9)

Caution When using port 9 as the A0 to A15 pins, set the PMC9 register to FFFFH in 16-bit units.

(1/2)

After re	After reset: 0000H		R/W Address: PMC9 FFFF452H, PMC9L FFFFF452H, PMC9H FFFFF453H								
	15	14	13	12	11	10	9	8			
PMC9 (PMC9H ^{Note})	PMC915	PMC914	PMC913	PMC912	PMC911	PMC910	PMC99	PMC98			
	7	6	5	4	3	2	1	0			
(PMC9L)	PMC97	PMC96	PMC95	PMC94	PMC93	PMC92	PMC91	PMC90			
		, , ,									
	PMC915		Spec	ification of	P915 pin (operation r	node				
	0	I/O port									
	1	A15 outpu	t/INTP6 inp	out							
	PMC914		Spec	cification of	P914 pin	operation m	node				
	0	I/O port									
	1	A14 output/INTP5 input									
	PMC913	Specification of P913 pin operation mode									
	0	I/O port									
	1	A13 output/INTP4 input									
	PMC912	Specification of P912 pin operation mode									
	0	I/O port									
	1	A12 output/SCKA1 I/O									
	PMC911	Specification of P911 pin operation mode									
	0	I/O port									
	1	A11 output/SOA1 output									
	PMC910	Specification of P910 pin operation mode									
	0	I/O port									
	1	A10 output/SIA1 input									
	PMC99		Spe	cification c	of P99 pin c	peration m	ode				
	0	I/O port									
	1	A9 output/	SCK01 I/O								
	PMC98		Spe	cification o	of P98 pin o	peration m	ode				
	0	I/O port									
	1	A8 output/SO01 output									

Note When reading from or writing to bits 8 to 15 of the PMC9 register in 8-bit or 1-bit units, specify these bits as bits 0 to 7 of the PMC9H register.

Remark The PMC9 register can be read or written in 16-bit units.

However, when the higher 8 bits and the lower 8 bits of the PMC9 register are used as the PMC9H register and as the PMC9L register, respectively, these registers can be read or written in 8-bit or 1-bit units.

(2/2)

PMC97	Specification of P97 pin operation mode
0	I/O port
1	A7 output/SI01 input
PMC96	Specification of P96 pin operation mode
0	I/O port/TI51 input
1	A6 output/TO51 output
PMC95	Specification of P95 pin operation mode
0	I/O port
1	A5 output/TI031 input
PMC94	Specification of P94 pin operation mode
0	I/O port/TI030 input
1	A4 output/TO03 output
D1100-	
PMC93	Specification of P93 pin operation mode
PMC93 0	Specification of P93 pin operation mode I/O port
0	I/O port
0	I/O port A3 output/TI021 input
0 1 PMC92	I/O port A3 output/TI021 input Specification of P92 pin operation mode
0 1 PMC92	I/O port A3 output/TI021 input Specification of P92 pin operation mode I/O port/TI020 input
0 1 PMC92 0	I/O port A3 output/Tl021 input Specification of P92 pin operation mode I/O port/Tl020 input A2 output/TO02 output
0 1 PMC92 0 1 PMC91	I/O port A3 output/Tl021 input Specification of P92 pin operation mode I/O port/Tl020 input A2 output/TO02 output Specification of P91 pin operation mode
0 1 PMC92 0 1 PMC91	I/O port A3 output/Tl021 input Specification of P92 pin operation mode I/O port/Tl020 input A2 output/TO02 output Specification of P91 pin operation mode I/O port/KR7 input
0 1 PMC92 0 1 PMC91 0	I/O port A3 output/TI021 input Specification of P92 pin operation mode I/O port/TI020 input A2 output/TO02 output Specification of P91 pin operation mode I/O port/KR7 input A1 output/RXD1 input

(4) Port 9 function register H (PF9H)



PF9n	Control of normal output/N-ch open-drain output (n = 0, 1, 3, 4)						
0	Normal output						
1	N-ch open-drain output						

Caution When using P98, P99, P911, and P912 as N-ch open-drain-output alternatefunction pins, set in the following sequence.

Be sure to set the port latch to 1 before setting the pin to N-ch open-drain output.

P9n bit = $1 \rightarrow PFC9n$ bit = $0/1 \rightarrow PF9n$ bit = $1 \rightarrow PMC9n$ bit = 1

(5) Port 9 function control register (PFC9)

Caution When using port 9 as the A0 to A15 pins, set the PFC9 register to 0000H in 16-bit units.

(1/2)

After re	set: 0000H	R/W	Address:	PFC9 FFF		PFC9H FF	FFF473H				
	15	14	13	12	11	10	9	8			
PFC9 (PFC9H ^{Note})	PFC915	PFC914	PFC913	PFC912	PFC911	PFC910	PFC99	PFC98			
	7	6	5	4	3	2	1	0			
(PFC9L)	PFC97	PFC96	PFC95	PFC94	PFC93	PFC92	PFC91	PFC9			
	PFC915		Specific	ation of alt	ernate-fund	tion pin of	P915 pin				
	0	A15 outpu	ıt								
	1	INTP6 inp	ut								
	PFC914		Specific	ation of alt	ernate-fund	tion pin of	P914 pin				
	0	A14 outpu	ıt								
	1	INTP5 inp	ut								
	PFC913	Specification of alternate-function pin of P913 pin									
	0	A13 output									
	1	INTP4 input									
	PFC912	Specification of alternate-function pin of P912 pin									
	0	A12 output									
	1	SCKA1 I/O)								
	PFC911		Specific	ation of alt	ernate-func	tion pin of	P911 pin				
	0	A11 outpu	ıt								
	1	SOA1 out	put								
	PFC910		Specific	ation of alto	ernate-func	tion pin of	P910 pin				
	0	A10 outpu	ıt								
	1	SIA1 input	t								
	PFC99		Specific	ation of all	ternate-fun	ction pin of	P99 pin				
	0	A9 output									
	1	SCK01 I/C)								
	PFC98		Specific	ation of alt	ternate-fun	ction pin of	P98 pin				
	0	A8 output									
	1	SO01 outp	out								

Note When reading from or writing to bits 8 to 15 of the PFC9 register in 8-bit or 1-bit units, specify these bits as bits 0 to 7 of the PFC9H register.

Remark The PFC9 register can be read or written in 16-bit units.

However, when the higher 8 bits and the lower 8 bits of the PFC9 register are used as the PFC9H register and as the PFC9L register, respectively, these registers can be read or written in 8-bit or 1-bit units.

(2/2)

PFC97	Specification of alternate-function pin of P97 pin
0	A7 output
1	SI01 input
PFC96	Specification of alternate-function pin of P96 pin
0	A6 output
1	TO51 output
PFC95	Specification of alternate-function pin of P95 pin
0	A5 output
1	TI031 input
PFC94	Specification of alternate-function pin of P94 pin
0	A4 output
1	TO03 output
PFC93	Specification of alternate-function pin of P93 pin
0	A3 output
1	TI021 input
PFC92	Specification of alternate-function pin of P92 pin
0	A2 output
1	TO02 output
PFC91	Specification of alternate-function pin of P91 pin
0	A1 output
1	RXD1 input
PFC90	Specification of alternate-function pin of P90 pin
0	A0 output
1	TXD1 output

(6) Pull-up resistor option register 9 (PU9)

15

14

After reset: 0000H R/W Address: PU9 FFFFC52H, PU9L FFFFC52H, PU9H FFFFC53H

12

13

PU9 (PU9H^{Note})

PU915	PU914	PU913	PU912	PU911	PU910	PU99	PU98
7	6	5	4	3	2	1	0
PU97	PU96	PU95	PU94	PU93	PU92	PU91	PU90

11

10

(PU9L)

PU9n	Control of on-chip pull-up resistor connection (n = 0 to 15)							
0	Not connected							
1	Connected							

Note When reading from or writing to bits 8 to 15 of the PU9 register in 8-bit or 1-bit units, specify these bits as bits 0 to 7 of the PU9H register.

Remark The PU9 register can be read or written in 16-bit units.

However, when the higher 8 bits and the lower 8 bits of the PU9 register are used as the PU9H register and as the PU9L register, respectively, these registers can be read or written in 8-bit or 1-bit units.

4.3.10 Port CD

Port CD is a 4-bit I/O port for which I/O settings can be controlled in 1-bit units.


Port CD does not have alternate-function pins.

Table 4-13. Alternate-Function Pins of Port CD


Pin Name	Pin No.	Alternate Function	I/O	PULL ^{Note}	Remark	Block Type
PCD0	77	-	_	No	-	B-1
PCD1	78	-	-			B-1
PCD2	79	-	_			B-1
PCD3	80	-	_			B-1

Note Software pull-up function

(1) Port CD register (PCD)



(2) Port CD mode register (PMCD)



4.3.11 Port CM

Port CM is a 6-bit I/O port for which I/O settings can be controlled in 1-bit units.


Port CM includes the following alternate functions.

Table 4-14. Alternate-Function Pins of Port CM


Pin Name	Pin No.	Alternate Function	I/O	PULL ^{Note}	Remark	Block Type
PCM0	85	WAIT	Input	No	-	C-1
PCM1	86	CLKOUT	Output			C-2
PCM2	87	HLDAK	Output			C-2
PCM3	88	HLDRQ	Input			C-1
PCM4	89	_	_			B-1
PCM5	90	_	_			B-1

Note Software pull-up function

(1) Port CM register (PCM)



(2) Port CM mode register (PMCM)



(3) Port CM mode control register (PMCCM)

After re	set: 00H	R/W	Address: Fl	FFF04C	Н			
	7	6	5	4	3	2	1	0
PMCCM	0	0	0	0	РМССМ3	PMCCM2	PMCCM1	РМССМ0
	РМССМ3		Spe	cification	of PCM3 pin	operation r	node	
	0	I/O port						
	1	HLDRQ in	nput					
	PMCCM2		Spe	cification o	of PCM2 pin	operation r	node	
	0	I/O port						
	1	HLDAK o	utput					
	PMCCM1		Spe	cification of	of PCM1 pin	operation r	node	
	0	I/O port						
	1	CLKOUT	output					
	РМССМ0		Spe	cification of	of PCM0 pin	operation r	node	
	0	I/O port						
	1	WAIT inp	ut					

4.3.12 Port CS

Port CS is an 8-bit I/O port for which I/O settings can be controlled in 1-bit units.


Port CS includes the following alternate functions.

Table 4-15. Alternate-Function Pins of Port CS


Pin Name	Pin No.	Alternate Function	I/O	PULL ^{Note}	Remark	Block Type
PCS0	81	CS0	Output	No	-	C-3
PCS1	82	CS1	Output			C-3
PCS2	83	CS2	Output			C-3
PCS3	84	CS3	Output			C-3
PCS4	91	-	-			B-1
PCS5	92	-	-			B-1
PCS6	93	_	-			B-1
PCS7	94	_	_			B-1

Note Software pull-up function

(1) Port CS register (PCS)



(2) Port CS mode register (PMCS)



(3) Port CS mode control register (PMCCS)

After res	set: 00H	R/W A	Address: FF	FFF048H				
	7	6	5	4	3	2	1	0
PMCCS	0	0	0	0	PMCCS3	PMCCS2	PMCCS1	PMCCS0
	PMCCSn		Specificati	on of PCSr	n pin opera	tion mode	(n = 0 to 3)	
	0	I/O port						
	1	CSn outp	ut					

4.3.13 Port CT

Port CT is an 8-bit I/O port for which I/O settings can be controlled in 1-bit units.


Port CT includes the following alternate functions.

Table 4-16. Alternate-Function Pins of Port CT


Pin Name	Pin No.	Alternate Function	I/O	PULL ^{Note}	Remark	Block Type
PCT0	95	WR0	Output	No	-	C-3
PCT1	96	WR1	Output			C-3
PCT2	97	_	-			B-1
PCT3	98	_	-			B-1
PCT4	99	RD	Output			C-3
PCT5	100	_	_			B-1
PCT6	101	ASTB	Output			C-3
PCT7	102	_	_			B-1

Note Software pull-up function

(1) Port CT register (PCT)



(2) Port CT mode register (PMCT)



(3) Port CT mode control register (PMCCT)

After re	set: 00H	R/W Add	ress: F	FFFF04AH				
	7	6	5	4	3	2	1	0
PMCCT	0	PMCCT6	0	PMCCT4	0	0	PMCCT1	РМССТ0
	РМССТ6		Spe	ecification of	PCT6 pin	operation	mode	
	0	I/O port						
	1	ASTB output						
	PMCCT4		Spe	ecification of	PCT4 pin	operation	mode	
	0	I/O port						
	1	RD output						
	PMCCT1		Sp	ecification of	PCT1 pin	operation	mode	
	0	I/O port						
	1	WR1 output						
	РМССТ0		Sp	ecification of	PCT0 pin	operation	n mode	
	0	I/O port						
	1	$\overline{\text{WR0}}$ output						

4.3.14 Port DH


Port DH is an 8-bit I/O port for which I/O settings can be controlled in 1-bit units. Port DH includes the following alternate functions.

Table 4-17. Alternate-Function Pins of Port DH


Pin Name	Pin No.	Alternate Function	I/O	PULL ^{Note}	Remark	Block Type
PDH0	121	A16	Output	No	-	C-3
PDH1	122	A17	Output			C-3
PDH2	123	A18	Output			C-3
PDH3	124	A19	Output			C-3
PDH4	125	A20	Output			C-3
PDH5	126	A21	Output	1		C-3
PDH6	127	A22	Output			C-3
PDH7	128	A23	Output			C-3

Note Software pull-up function

(1) Port DH register (PDH)



(2) Port DH mode register (PMDH)



(3) Port DH mode control register (PMCDH)

After reset: 00H R/W Address: FFFFF046H

7 6 5 4 3 2 1 0

PMCDH PMCDH7 PMCDH6 PMCDH5 PMCDH4 PMCDH3 PMCDH2 PMCDH1 PMCDH0

PMCDHn	Specification of PDHn pin operation mode (n = 0 to 7)
0	I/O port
1	Am output (address bus output) (m = 16 to 23)

Caution When specifying the port/alternate function for each bit, pay careful attention to the operation of the alternate functions.

4.3.15 Port DL

Port DL is a 16-bit I/O port for which I/O settings can be controlled in 1-bit units.


Port DL includes the following alternate functions.

Table 4-18. Alternate-Function Pins of Port DL

Pin Name	Pin No.	Alternate Function	I/O	PULL ^{Note}	Remark	Block Type
PDL0	105	AD0	I/O	No	_	C-4
PDL1	106	AD1	I/O			C-4
PDL2	107	AD2	I/O			C-4
PDL3	108	AD3	I/O			C-4
PDL4	109	AD4	I/O			C-4
PDL5	110	AD5	I/O			C-4
PDL6	111	AD6	I/O			C-4
PDL7	112	AD7	I/O			C-4
PDL8	113	AD8	I/O			C-4
PDLDL	114	AD9	I/O			C-4
PDL10	115	AD10	I/O			C-4
PDL11	116	AD11	I/O			C-4
PDL12	117	AD12	I/O			C-4
PDL13	118	AD13	I/O			C-4
PDL14	119	AD14	I/O			C-4
PDL15	120	AD15	I/O			C-4

Note Software pull-up function

(1) Port DL register (PDL)




Note When reading from or writing to bits 8 to 15 of the PDL register in 8-bit or 1-bit units, specify these bits as bits 0 to 7 of the PDLH register.

Remark The PDL register can be read or written in 16-bit units.
 However, when the higher 8 bits and the lower 8 bits of the PDL register are used as the PDLH register and as the PDLL register, respectively, these registers can be read

or written in 8-bit or 1-bit units.

(2) Port DL mode register (PMDL)



(3) Port DL mode control register (PMCDL)

After reset: 0000H R/W Address: PMCDL FFFFF044H, PMCDLL FFFFF044H, PMCDLH FFFFF045H 13 12 15 14 11 10 9 8 PMCDL (PMCDLH^{Note}) PMCDL15PMCDL14PMCDL13PMCDL12PMCDL11PMCDL10PMCDL9PMCDL8 3 2 (PMCDLL) PMCDL7 PMCDL6 PMCDL5 PMCDL4 PMCDL3 PMCDL2 PMCDL1 PMCDL0 **PMCDLn** Specification of PDLn pin operation mode (n = 0 to 15) 0 I/O port 1 ADn I/O (address/data bus I/O) Note When reading from or writing to bits 8 to 15 of the PMCDL register in 8-bit or 1-bit units, specify these bits as bits 0 to 7 of the PMCDLH register.

Caution When specifying the port/alternate function for each bit, pay careful attention to the operation of the alternate functions.

Remark The PMCDL register can be read or written in 16-bit units.

However, when the higher 8 bits and the lower 8 bits of the PMCDL register are used as the PMCDLH register and as the PMCDLL register, respectively, these registers can be read or written in 8-bit or 1-bit units.

4.4 Block Diagrams

Figure 4-2. Block Diagram of Type A-1





Figure 4-3. Block Diagram of Type A-2






Figure 4-4. Block Diagram of Type B-1




Figure 4-5. Block Diagram of Type C-1




Figure 4-6. Block Diagram of Type C-2

Output buffer off signal - WR_{PMC} **PMCmn** WR_{PM} PMmn Internal bus Output signal of alternate-function 1 WRPORT Selector O Pmn Output latch (Pmn) Selector Selector Address RD **Remark** Output buffer off signal: Signal that is asserted in the IDLE or STOP mode, or when the bus is held.

Figure 4-7. Block Diagram of Type C-3

145

Output buffer off signal Output enable signal of alternate-function 1 WRPMC **PMCmn** WRPM PMmn Internal bus Output signal of WR_{PORT} alternate-function 1 Selector Pmn Output latch (Pmn) Selector Selector Address Input enable signal of alternate-function 1 Input signal of RD alternate-function 1 **Remark** Output buffer off signal: Signal that is asserted in the IDLE or STOP mode, or when the bus is held.

Figure 4-8. Block Diagram of Type C-4

 EV_{DD} WRpu PUmn WRPMC PMCmn WR_{PM} PMmn Internal bus WRPORT Output latch (Pmn) - Pmn Selector Selector Note Address Input signal of RD alternate-function 1 **Note** There are no hysteresis characteristics in the port mode.

Figure 4-9. Block Diagram of Type D-1-1




Figure 4-10. Block Diagram of Type D-1-2




Figure 4-11. Block Diagram of Type D-2

 $\mathsf{EV}_{\mathsf{DD}}$ WR_{PU} PUmn WR_{PFC} Output buffer off signal **PFCmn** WRPMC PMCmn Internal bus WR_{PM} **PMmn** Output signal of alternate-function 1 WR_{PORT} Selector O Pmn Output latch . (Pmn) Selector Selector RD Address Input signal of alternate-function 2 Alternate-function input signal in port mode **Remark** Output buffer off signal: Signal that is asserted in the IDLE or STOP mode, or when the bus is held.

Figure 4-12. Block Diagram of Type E-1

 EV_DD WR_{PU} **PUmn** WR_{PFC} Output buffer off signal **PFCmn** WRPMC PMCmn Internal bus WR_{PM} PMmn Output signal of WR_{PORT} alternate-function 1 Selector ⊕ Pmn Output latch (Pmn) Selector Selector Note RD Address Input signal of alternate-function 2 Note There are no hysteresis characteristics in the port mode. **Remark** Output buffer off signal: Signal that is asserted in the IDLE or STOP mode, or when the bus is held.

Figure 4-13. Block Diagram of Type E-2

151

 EV_{DD} WRpu **PUmn** Output buffer off signal WRPFC PFCmn WR_{PMC} **PMCmn** Internal bus WR_{PM} PMmn Output signal of alternate-function 2 Selector Output signal of WRPORT alternate-function 1 Selector → Pmn Output latch (Pmn) Selector Selector RD Address Alternate-function input signal in port mode Remark Output buffer off signal: Signal that is asserted in the IDLE or STOP mode, or when the bus is held.

Figure 4-14. Block Diagram of Type E-3




Figure 4-15. Block Diagram of Type E-4




Figure 4-16. Block Diagram of Type E-5

 EV_{DD} WRpu PUmn WRPFC PFCmn WR_{PMC} **PMCmn** WR_{PM} Internal bus PMmn WRPORT Output signal of alternate-function 2 Selector Pmn Output latch (Pmn) Selector Selector Note Address RD Input signal of alternate-function 1 **Note** There are no hysteresis characteristics in the port mode.

Figure 4-17. Block Diagram of Type E-6




Figure 4-18. Block Diagram of Type F-1

 EV_DD WR_{PU} PUmn WRPF PFmn WR_{PMC} Output enable signal of alternate-function 1 PMCmn WR_{PM} **PMmn** Internal bus EV_DD WRPORT Output signal of alternate-function 1 Selector P-ch Output latch O Pmn (Pmn) Selector Selector Note **EV**ss Output enable signal of alternate-function 1 Address Input signal of RD alternate-function 1 **Note** There are no hysteresis characteristics in the port mode.

Figure 4-19. Block Diagram of Type F-2




Figure 4-20. Block Diagram of Type G-1

 EV_{DD} WRpu PUmn WR_{PF} PFmn WR_{PFC} Output enable signal of alternate-function 1 **PFCmn WR**PMC **PMCmn** Internal bus WR_{PM} PMmn EV_DD Output signal of Selector alternate-function 2 WRPORT Output signal of Selector → P-ch alternate-function 1 O Pmn Output latch (Pmn) Selector 7// Selector EVss RD Address Output enable signal of alternate-function 1 Input signal of alternate-function 1 Alternate-function input signal in port mode

Figure 4-21. Block Diagram of Type G-2

EVDD WRpu P-ch PUmn WRPF PFmn Output buffer off signal Output enable signal of alternate-function 2 PFCmn WRPMC Internal bus **PMCmn** WRPM PMmn EV_{DD} Output signal of alternate-function 2 Selector WRPORT Output signal of alternate-function 1 Output latch - Pmn . (Pmn) Selector EVss Note Address Output enable signal of alternate-function 2 RD Input signal of alternate-function 2 **Note** There are no hysteresis characteristics in the port mode. **Remark** Output buffer off signal: Signal that is asserted in the IDLE or STOP mode, or when the bus is held.

Figure 4-22. Block Diagram of Type G-3

 EV_DD WR_{PU} P-ch PUmn WRPF PFmn WRPFC Output buffer off signal PFCmn WR_{PMC} PMCmn WR_{PM} Internal bus PMmn EV_DD Output signal of Selector alternate-function 2 WR_{PORT} Output signal of P-ch Selector alternate-function 1 - Pmn Output latch (Pmn) Selector 7// Selector EVss Address RD Remark Output buffer off signal: Signal that is asserted in the IDLE or STOP mode, or when the bus is held.

Figure 4-23. Block Diagram of Type G-4

 $\mathsf{EV}_{\mathsf{DD}}$ WR_{PU} **PUmn** WRPF PFmn WR_{PFC} **PFCmn** WR_{PMC} PMCmn Internal bus WR_{PM} $\mathsf{EV}_{\mathsf{DD}}$ PMmn Output signal of WRPORT alternate-function 2 Selector P-ch - Pmn Output latch (Pmn) Selector EVss Selector Note Address RD Input signal of alternate-function 1 Input signal of alternate-function 2 **Note** There are no hysteresis characteristics in the port mode.

Figure 4-24. Block Diagram of Type G-5

 $\mathsf{EV}_{\mathsf{DD}}$ WRpu PUmn WR_{PF} PFmn WRPFC PFCmn $\mathsf{WR}_{\mathsf{PMC}}$ PMCmn Internal bus WR_{PM} PMmn EV_{DD} Output signal of alternate-function 2 Selector WRPORT Output signal of Selector P-ch alternate-function 1 - Pmn Output latch (Pmn) Selector EVss Selector Note Address RD Input signal of alternate-function 2 **Note** There are no hysteresis characteristics in the port mode.

Figure 4-25. Block Diagram of Type G-6




Figure 4-26. Block Diagram of Type G-7-1




Figure 4-27. Block Diagram of Type G-7-2




Figure 4-28. Block Diagram of Type H-1

 $\mathsf{EV}_{\mathsf{DD}}$ WRpu PUmn WRINTR INTRmnNote 1 WRINTF INTFmn^{Note 1} Output buffer off signal WRPFC **PFCmn** Internal bus WRPMC **PMCmn** WR_{PM} PMmn Output signal of WRPORT alternate-function 1 Selector Pmn Output latch (Pmn) Selector Selector Note 2 Address RD Input signal of Detection of noise alternate-function 2 elimination edge Notes 1. Refer to 20.4 External Interrupt Request Input Pins (NMI, INTP0 to INTP6). 2. There are no hysteresis characteristics in the port mode.

Figure 4-29. Block Diagram of Type H-2




Figure 4-30. Block Diagram of Type J




Figure 4-31. Block Diagram of Type K

4.5 Port Register Setting When Alternate Function Is Used

Table 4-19 shows the port register settings when each port is used for an alternate function.

When using a port pin as an alternate-function pin, refer to description of each pin.

User's
Manual
U16889EJ
1 VOUD

Table 4-19. Settings When Port Pins Are Used for Alternate Functions (1/7)
--

Pin Name	Alternate Function		Pnx Bit of Pn Register	PMnx Bit of PMn Register	PMCnx Bit of	PFCnx Bit of	Other Bits (Registers)
	Function Name	I/O			PMCn Register	PFCn Register	
P00	тоно	Output	P00 = Setting not required	PM00 = Setting not required	PMC00 = 1	-	_
P01	ТОН1	Output	P01 = Setting not required	PM01 = Setting not required	PMC01 = 1	-	_
P02	NMI	Input	P02 = Setting not required	PM02 = Setting not required	PMC02 = 1	-	_
P03	INTP0	Input	P03 = Setting not required	PM03 = Setting not required	PMC03 = 1	-	_
P04	INTP1	Input	P04 = Setting not required	PM04 = Setting not required	PMC04 = 1	-	_
P05	INTP2	Input	P05 = Setting not required	PM05 = Setting not required	PMC05 = 1	_	_
P06	INTP3	Input	P06 = Setting not required	PM06 = Setting not required	PMC06 = 1	-	_
P10	ANO0	Output	P10 = Setting not required	PM10 = 1 ^{Note 1}	=	-	_
P11	ANO1	Output	P11 = Setting not required	PM11 = 1 ^{Note 1}	=	-	_
P30	TXD0	Output	P30 = Setting not required	PM30 = Setting not required	PMC30 = 1	-	_
P31	RXD0	Input	P31 = Setting not required	PM31 = Setting not required	PMC31 = 1	_	_
P32	ASCK0	Input	P32 = Setting not required	PM32 = Setting not required	PMC32 = 1	_	_
P33	TI000	Input	P33 = Setting not required	PM33 = Setting not required	PMC33 = 1	PFC33 = 0	PFCE33 (PFCE3) = 0 ^{Note 2}
	TO00	Output	P33 = Setting not required	PM33 = Setting not required	PMC33 = 1	PFC33 = 1	PFCE33 (PFCE3) = 0 ^{Note 2}
	TIP00 ^{Note 2}	Input	P33 = Setting not required	PM33 = Setting not required	PMC33 = 1	PFC33 = 0	PFCE33 (PFCE3) = 1
	TOP00 ^{Note 2}	Output	P33 = Setting not required	PM33 = Setting not required	PMC33 = 1	PFC33 = 1	PFCE33 (PFCE3) = 1
P34	TI001	Input	P34 = Setting not required	PM34 = Setting not required	PMC34 = 1	PFC34 = 0 ^{Note 2}	PFCE34 (PFCE3) = 0 ^{Note 2}
	TIP01 ^{Note 2}	Input	P34 = Setting not required	PM34 = Setting not required	PMC34 = 1	PFC34 = 0	PFCE34 (PFCE3) = 1
	TOP01 ^{Note 2}	Output	P34 = Setting not required	PM34 = Setting not required	PMC34 = 1	PFC34 = 1	PFCE34 (PFCE3) = 1
P35	TI010	Input	P35 = Setting not required	PM35 = Setting not required	PMC35 = 1	PFC35 = 0	_
	TO01	Output	P35 = Setting not required	PM35 = Setting not required	PMC35 = 1	PFC35 = 1	_
P38	SDA0 ^{Note 3}	I/O	P38 = 1	PM38 = Setting not required	PMC38 = 1	_	PF38 (PF3) = 1
P39	SCL0 ^{Note 3}	I/O	P39 = 1	PM39 = Setting not required	PMC39 = 1	_	PF39 (PF3) = 1

Notes 1. When setting the ANO0 and ANO1 pins, set PM1 register = FFH all together.

- **2.** Only in the μ PD70F3218H, 70F3218HY
- **3.** Only in products with an I²C bus (Y products)

User's Manual U16889EJ1V0UD

Table 4-19. Settings When Port Pins Are Used for Alternate Functions (2/7)

Pin Name	Alternate	e Function	Pnx Bit of Pn Register	PMnx Bit of PMn Register	PMCnx Bit of	PFCnx Bit of	Other Bits (Registers)
	Function Name	I/O			PMCn Register	PFCn Register	
P40	SI00	Input	P40 = Setting not required	PM40 = Setting not required	PMC40 = 1	-	-
P41	SO00	Output	P41 = Setting not required	PM41 = Setting not required	PMC41 = 1	-	PF41 (PF4) = Don't care
P42	SCK00	I/O	P42 = Setting not required	PM42 = Setting not required	PMC42 = 1	-	PF42 (PF4) = Don't care
P50	TI011	Input	P50 = Setting not required	PM50 = Setting not required	PMC50 = 1	PFC50 = 0	-
	RTP00	Output	P50 = Setting not required	PM50 = Setting not required	PMC50 = 1	PFC50 = 1	-
	KR0	Input	P50 = Setting not required	PM50 = 1	PMC50 = 0	PFC50 = 0	KRM0 (KRM) = 1
P51	TI50	Input	P51 = Setting not required	PM51 = Setting not required	PMC51 = 1	PFC51 = 0	-
	RTP01	Output	P51 = Setting not required	PM51 = Setting not required	PMC51 = 1	PFC51 = 1	-
	KR1	Input	P51 = Setting not required	PM51 = 1	PMC51 = 0	PFC51 = 0	KRM1 (KRM) = 1
P52	TO50	Output	P52 = Setting not required	PM52 = Setting not required	PMC52 = 1	PFC52 = 0	-
	RTP02	Output	P52 = Setting not required	PM52 = Setting not required	PMC52 = 1	PFC52 = 1	-
	KR2	Input	P52 = Setting not required	PM52 = 1	PMC52 = 0	PFC52 = 0	KRM2 (KRM) = 1
P53	SIA0	Input	P53 = Setting not required	PM53 = Setting not required	PMC53 = 1	PFC53 = 0	-
	RTP03	Output	P53 = Setting not required	PM53 = Setting not required	PMC53 = 1	PFC53 = 1	_
	KR3	Input	P53 = Setting not required	PM53 = 1	PMC53 = 0	PFC53 = 0	KRM3 (KRM) = 1
P54	SOA0	Output	P54 = Setting not required	PM54 = Setting not required	PMC54 = 1	PFC54 = 0	PF54 (PF5) = Don't care
	RTP04	Output	P54 = Setting not required	PM54 = Setting not required	PMC54 = 1	PFC54 = 1	PF54 (PF5) = 0
	KR4	Input	P54 = Setting not required	PM54 = 1	PMC54 = 0	PFC54 = 0	PF54 (PF5) = 0, KRM4 (KRM) = 1
P55	SCKA0	I/O	P55 = Setting not required	PM55 = Setting not required	PMC55 = 1	PFC55 = 0	PF55 (PF5) = Don't care
	RTP05	Output	P55 = Setting not required	PM55 = Setting not required	PMC55 = 1	PFC55 = 1	PF55 (PF5) = 0
	KR5	Input	P55 = Setting not required	PM55 = 1	PMC55 = 0	PFC55 = 0	PF55 (PF5) = 0, KRM5 (KRM) = 1

User's Manual U16889EJ1V0UD

Table 4-19. Settings When Port Pins Are Used for Alternate Functions (3/7)

Pin Name	in Name Alternate Function		Pnx Bit of Pn Register	PMnx Bit of PMn Register	PMCnx Bit of	PFCnx Bit of	Other Bits (Registers)
	Function Name	I/O	Z. c			PFCn Register	Cirio. Die (regional)
P60	RTP10	Output	P60 = Setting not required	PM60 = Setting not required	PMC60 = 1	-	-
P61	RTP11	Output	P61 = Setting not required	PM61 = Setting not required	PMC61 = 1	-	-
P62	RTP12	Output	P62 = Setting not required	PM62 = Setting not required	PMC62 = 1	-	-
P63	RTP13	Output	P63 = Setting not required	PM63 = Setting not required	PMC63 = 1	-	-
P64	RTP14	Output	P64 = Setting not required	PM64 = Setting not required	PMC64 = 1	-	-
P65	RTP15	Output	P65 = Setting not required	PM65 = Setting not required	PMC65 = 1	-	-
P66	SI02	Input	P66 = Setting not required	PM66 = Setting not required	PMC66 = 1	-	-
P67	SO02	Output	P67 = Setting not required	PM67 = Setting not required	PMC67 = 1	_	PF67 (PF6) = Don't care
P68	SCK02	I/O	P68 = Setting not required	PM68 = Setting not required	PMC68 = 1	-	PF68 (PF6) = Don't care
P69	TI040	Input	P69 = Setting not required	PM69 = Setting not required	PMC69 = 1	-	-
P610	TI041	Input	P610 = Setting not required	PM610 = Setting not required	PMC610 = 1	-	-
P611	TO04	Output	P611 = Setting not required	PM611 = Setting not required	PMC611 = 1	-	-
P612	TI050	Input	P612 = Setting not required	PM612 = Setting not required	PMC612 = 1	-	-
P613	TI051	Input	P613 = Setting not required	PM613 = Setting not required	PMC613 = 1	PFC613 = 0	-
	TO05	Output	P613 = Setting not required	PM613 = Setting not required	PMC613 = 1	PFC613 = 1	-

User's Manual U16889EJ1V0UD

Table 4-19. Settings When Port Pins Are Used for Alternate Functions (4/7)

Pin Name	Alternate	e Function	Pnx Bit of Pn Register	PMnx Bit of PMn Register	PMCnx Bit of	PFCnx Bit of	Other Bits (Registers)
	Function Name	I/O			PMCn Register	PFCn Register	
P70	ANI0	Input	P70 = Setting not required	-	-	-	-
P71	ANI1	Input	P71 = Setting not required	-	-	-	-
P72	ANI2	Input	P72 = Setting not required	-	-	-	-
P73	ANI3	Input	P73 = Setting not required	-	-	-	-
P74	ANI4	Input	P74 = Setting not required	-	-	-	-
P75	ANI5	Input	P75 = Setting not required	-	-	-	-
P76	ANI6	Input	P76 = Setting not required	-	-	-	-
P77	ANI7	Input	P77 = Setting not required	-	-	-	-
P78	ANI8	Input	P78 = Setting not required	-	-	-	-
P79	ANI9	Input	P79 = Setting not required	-	-	-	-
P710	ANI10	Input	P710 = Setting not required	-	-	-	-
P711	ANI11	Input	P711 = Setting not required	-	-	-	-
P712	ANI12	Input	P712 = Setting not required	-	-	-	-
P713	ANI13	Input	P713 = Setting not required	-	-	-	-
P714	ANI14	Input	P714 = Setting not required	-	-	-	-
P715	ANI15	Input	P715 = Setting not required	-	-	-	-
P80	RXD2	Input	P80 = Setting not required	PM80 = Setting not required	PMC80 = 1	PFC80 = 0	PF80 (PF8) = 0
	SDA1 ^{Note}	I/O	P80 = Setting not required	PM80 = Setting not required	PMC80 = 1	PFC80 = 1	PF80 (PF8) = 1
P81	TXD2	Output	P81 = Setting not required	PM81 = Setting not required	PMC81 = 1	PFC81 = 0	PF80 (PF8) = 0
	SCL1 ^{Note}	I/O	P81 = Setting not required	PM81 = Setting not required	PMC81 = 1	PFC81 = 1	PF81 (PF8) = 1

Note Only in products with an I²C bus (Y products)

Table 4-19.	Settings When	Port Pins Are	Used for	Alternate	Functions ((5/7))

Pin Name	Alternate	e Function	Pnx Bit of Pn Register	PMnx Bit of PMn Register	PMCnx Bit of	PFCnx Bit of	Other Bits (Registers)
	Function Name	I/O			PMCn Register	PFCn Register	
P90	A0	Output	P90 = Setting not required	PM90 = Setting not required	PMC90 = 1	PFC90 = 0	Note
	TXD1	Output	P90 = Setting not required	PM90 = Setting not required	PMC90 = 1	PFC90 = 1	_
	KR6	Input	P90 = Setting not required	PM90 = 1	PMC90 = 0	PFC90 = 0	KRM6 (KRM) = 1
P91	A1	Output	P91 = Setting not required	PM91 = Setting not required	PMC91 = 1	PFC91 = 0	Note
	RXD1	Input	P91 = Setting not required	PM91 = Setting not required	PMC91 = 1	PFC91 = 1	_
	KR7	Input	P91 = Setting not required	PM91 = 1	PMC91 = 0	PFC91 = 0	KRM7 (KRM) = 1
P92	A2	Output	P92 = Setting not required	PM92 = Setting not required	PMC92 = 1	PFC92 = 0	Note
	TI020	Input	P92 = Setting not required	PM92 = 1	PMC92 = 0	PFC92 = 0	-
	TO02	Output	P92 = Setting not required	PM92 = Setting not required	PMC92 = 1	PFC92 = 1	-
P93	A3	Output	P93 = Setting not required	PM93 = Setting not required	PMC93 = 1	PFC93 = 0	Note
	TI021	Input	P93 = Setting not required	PM93 = Setting not required	PMC93 = 1	PFC93 = 1	_
P94	A4	Output	P94 = Setting not required	PM94 = Setting not required	PMC94 = 1	PFC94 = 0	Note
	TI030	Input	P94 = Setting not required	PM94 = 1	PMC94 = 0	PFC94 = 0	-
	TO03	Output	P94 = Setting not required	PM94 = Setting not required	PMC94 = 1	PFC94 = 1	-
P95	A5	Output	P95 = Setting not required	PM95 = Setting not required	PMC95 = 1	PFC95 = 0	Note
	TI031	Input	P95 = Setting not required	PM95 = Setting not required	PMC95 = 1	PFC95 = 1	-
P96	A6	Output	P96 = Setting not required	PM96 = Setting not required	PMC96 = 1	PFC96 = 0	Note
	TI51	Input	P96 = Setting not required	PM96 = 1	PMC96 = 0	PFC96 = 0	-
	TO51	Output	P96 = Setting not required	PM96 = Setting not required	PMC96 = 1	PFC96 = 1	_
P97	A7	Output	P97 = Setting not required	PM97 = Setting not required	PMC97 = 1	PFC97 = 0	Note
	SI01	Input	P97 = Setting not required	PM97 = Setting not required	PMC97 = 1	PFC97 = 1	_
P98	A8	Output	P98 = Setting not required	PM98 = Setting not required	PMC98 = 1	PFC98 = 0	Note , PF98 (PF9) = 0
	SO01	Output	P98 = Setting not required	PM98 = Setting not required	PMC98 = 1	PFC98 = 1	PF98 (PF9) = Don't care
P99	A9	Output	P99 = Setting not required	PM99 = Setting not required	PMC99 = 1	PFC99 = 0	Note , PF98 (PF9) = 0
	SCK01	I/O	P99 = Setting not required	PM99 = Setting not required	PMC99 = 1	PFC99 = 1	PF98 (PF9) = Don't care

Note When setting the A0 to A15 pins, set the PFC9 register to 0000H and the PMC9 register to FFFFH in 16-bit units.

Table 4-19. Settings When Port Pins Are Used for Alternate Functions (6/7)

Pin Name			PFCnx Bit of	Other Bits (Registers)			
	Function Name	I/O	1		PMCn Register	PFCn Register	
P910	A10	Output	P910 = Setting not required	PM910 = Setting not required	PMC910 = 1	PFC910 = 0	Note
	SIA1	Input	P910 = Setting not required	PM910 = Setting not required	PMC910 = 1	PFC910 = 1	-
P911	A11	Output	P911 = Setting not required	PM911 = Setting not required	PMC911 = 1	PFC911 = 0	Note , PF911 (PF9) = 0
	SOA1	Output	P911 = Setting not required	PM911 = Setting not required	PMC911 = 1	PFC911 = 1	PF911 (PF9) = Don't care
P912	A12	Output	P912 = Setting not required	PM912 = Setting not required	PMC912 = 1	PFC912 = 0	Note , PF912 (PF9) = 0
	SCKA1	I/O	P912 = Setting not required	PM912 = Setting not required	PMC912 = 1	PFC912 = 1	PF912 (PF9) = Don't care
P913	A13	Output	P913 = Setting not required	PM913 = Setting not required	PMC913 = 1	PFC913 = 0	Note
	INTP4	Input	P913 = Setting not required	PM913 = Setting not required	PMC913 = 1	PFC913 = 1	-
P914	A14	Output	P914 = Setting not required	PM914 = Setting not required	PMC914 = 1	PFC914 = 0	Note
	INTP5	Input	P914 = Setting not required	PM914 = Setting not required	PMC914 = 1	PFC914 = 1	-
P915	A15	Output	P915 = Setting not required	PM915 = Setting not required	PMC915 = 1	PFC915 = 0	Note
	INTP6	Input	P915 = Setting not required	PM915 = Setting not required	PMC915 = 1	PFC915 = 1	-
PCM0	WAIT	Input	PCM0 = Setting not required	PMCM0 = Setting not required	PMCCM0 = 1	-	-
PCM1	CLKOUT	Output	PCM1 = Setting not required	PMCM1 = Setting not required	PMCCM1 = 1	-	_
PCM2	HLDAK	Output	PCM2 = Setting not required	PMCM2 = Setting not required	PMCCM2 = 1	_	-
РСМ3	HLDRQ	Input	PCM3 = Setting not required	PMCM3 = Setting not required	PMCCM3 = 1	-	-
PCS0	CS0	Output	PCS0 = Setting not required	PMCS0 = Setting not required	PMCCS0 = 1	-	-
PCS1	CS1	Output	PCS1 = Setting not required	PMCS1 = Setting not required	PMCCS1 = 1	-	-
PCS2	CS2	Output	PCS2 = Setting not required	PMCS2 = Setting not required	PMCCS2 = 1	-	-
PCS3	CS3	Output	PCS3 = Setting not required	PMCS3 = Setting not required	PMCCS3 = 1	-	-
PCT0	WR0	Output	PCT0 = Setting not required	PMCT0 = Setting not required	PMCCT0 = 1	-	_
PCT1	WR1	Output	PCT1 = Setting not required	PMCT1 = Setting not required	PMCCT1 = 1	-	_
PCT4	RD	Output	PCT4 = Setting not required	PMCT4 = Setting not required	PMCCT4 = 1	-	-
РСТ6	ASTB	Output	PCT6 = Setting not required	PMCT6 = Setting not required	PMCCT6 = 1	-	_

Note When setting the A0 to A15 pins, set the PFC9 register to 0000H and the PMC9 register to FFFFH in 16-bit units.

Table 4-19. Settings When Port Pins Are Used for Alternate Functions (7/7)

Pin Name	Alternate	e Function	Pnx Bit of Pn Register	PMnx Bit of PMn Register	PMCnx Bit of	PFCnx Bit of	Other Bits (Registers)
	Function Name	I/O			PMCn Register	PFCn Register	
PDH0	A16	Output	PDH0 = Setting not required	PMDH0 = Setting not required	PMCDH0 = 1	-	-
PDH1	A17	Output	PDH1 = Setting not required	PMDH1 = Setting not required	PMCDH1 = 1	-	-
PDH2	A18	Output	PDH2 = Setting not required	PMDH2 = Setting not required	PMCDH2 = 1	-	_
PDH3	A19	Output	PDH3 = Setting not required	PMDH3 = Setting not required	PMCDH3 = 1	-	-
PDH4	A20	Output	PDH4 = Setting not required	PMDH4 = Setting not required	PMCDH4 = 1	-	-
PDH5	A21	Output	PDH5 = Setting not required	PMDH5 = Setting not required	PMCDH5 = 1	_	-
PDH6	A22	Output	PDH6 = Setting not required	PMDH6 = Setting not required	PMCDH6 = 1	-	-
PDH7	A23	Output	PDH7 = Setting not required	PMDH7 = Setting not required	PMCDH7 = 1	-	-
PDL0	AD0	I/O	PDL0 = Setting not required	PMDL0 = Setting not required	PMCDL0 = 1	-	-
PDL1	AD1	I/O	PDL1 = Setting not required	PMDL1 = Setting not required	PMCDL1 = 1	-	-
PDL2	AD2	I/O	PDL2 = Setting not required	PMDL2 = Setting not required	PMCDL2 = 1	-	-
PDL3	AD3	I/O	PDL3 = Setting not required	PMDL3 = Setting not required	PMCDL3 = 1	_	-
PDL4	AD4	I/O	PDL4 = Setting not required	PMDL4 = Setting not required	PMCDL4 = 1	-	-
PDL5	AD5	I/O	PDL5 = Setting not required	PMDL5 = Setting not required	PMCDL5 = 1	-	-
PDL6	AD6	I/O	PDL6 = Setting not required	PMDL6 = Setting not required	PMCDL6 = 1	-	-
PDL7	AD7	I/O	PDL7 = Setting not required	PMDL7 = Setting not required	PMCDL7 = 1	_	-
PDL8	AD8	I/O	PDL8 = Setting not required	PMDL8 = Setting not required	PMCDL8 = 1	_	-
PDL9	AD9	I/O	PDL9 = Setting not required	PMDL9 = Setting not required	PMCDL9 = 1	-	-
PDL10	AD10	I/O	PDL10 = Setting not required	PMDL10 = Setting not required	PMCDL10 = 1	-	-
PDL11	AD11	I/O	PDL11 = Setting not required	PMDL11 = Setting not required	PMCDL11 = 1	-	-
PDL12	AD12	I/O	PDL12 = Setting not required	PMDL12 = Setting not required	PMCDL12 = 1	-	-
PDL13	AD13	I/O	PDL13 = Setting not required	PMDL13 = Setting not required	PMCDL13 = 1	-	-
PDL14	AD14	I/O	PDL14 = Setting not required	PMDL14 = Setting not required	PMCDL14 = 1	-	_
PDL15	AD15	I/O	PDL15 = Setting not required	PMDL15 = Setting not required	PMCDL15 = 1	_	_

User's Manual U16889EJ1V0UD

4.6 Cautions

4.6.1 Cautions on bit manipulation instruction for port n register (Pn)

When a 1-bit manipulation instruction is executed on a port that provides both input and output functions, the value of the output latch of an input port that is not subject to manipulation may be written in addition to the targeted bit.

Therefore, it is recommended to rewrite the output latch when switching a port from input mode to output mode.

<Example>

When P90 is an output port, P91 to P97 are input ports (all pin statuses are high level), and the value of the port latch is 00H, if the output of output port P90 is changed from low level to high level via a bit manipulation instruction, the value of the port latch is FFH.

Explanation: The targets of writing to and reading from the Pn register of a port whose PMnm bit is 1 are the output latch and pin status, respectively.

A bit manipulation instruction is executed in the following order in the V850ES/KJ1.

- <1> The Pn register is read in 8-bit units.
- <2> The targeted one bit is manipulated.
- <3> The Pn register is written in 8-bit units.

In step <1>, the value of the output latch (0) of P90, which is an output port, is read, while the pin statuses of P91 to P97, which are input ports, are read. If the pin statuses of P91 to P97 are high level at this time, the read value is FEH.

The value is changed to FFH by the manipulation in <2>.

FFH is written to the output latch by the manipulation in <3>.

Bit manipulation instruction P90 P90 (set1 0, P9L[r0]) Low-level output Low-level output is executed for P90 P91 to P97 P91 to P97 Pin status: High level Pin status: High level Port 9L latch Port 9L latch 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 Bit manipulation instruction for P90 bit <1> The P9L register is read in 8-bit units. • In the case of P90, an output port, the value of the port latch (0) is read. In the case of P91 to P97, input ports, the pin status (1) is read. <2> Set P90 bit to 1. <3> Write the results of <2> to the output latch of the P9L register in 8 bit units.

Figure 4-32. Bit Manipulation Instruction (P90)

4.6.2 Hysteresis characteristics

In port mode, the following ports do not have hysteresis characteristics.

P02 to P06

P31 to P35, P38, P39

P40, P42

P66, P68 to P610, P612, P613

P80, P81

P93, P95, P97, P99, P910, P912 to P915

CHAPTER 5 BUS CONTROL FUNCTION

The V850ES/KJ1 is provided with an external bus interface function by which external memories such as ROM and RAM, and I/O can be connected.

5.1 Features

- O Output is selectable from a multiplex bus with a minimum of 3 bus cycles and a separate bus with a minimum of 2 bus cycles
- O Chip select function for up to 4 spaces
- O 8-bit/16-bit data bus selectable (for each area selected by chip select function)
- O Wait function
 - Programmable wait function of up to 7 states (selectable for each area selected by chip select function)
 - External wait function using WAIT pin
- O Idle state function
- O Bus hold function
- O The bus can be controlled using a different voltage from the operating voltage by setting BV_{DD} ≤ V_{DD} = EV_{DD} (however, only in multiplex bus mode).

5.2 Bus Control Pins

The pins used to connect an external device are listed in the table below.

Table 5-1. Bus Control Pins (When Multiplex Bus Selected)

Bus Control Pin	Alternate-Function Pin	I/O	Function
AD0 to AD15	PDL0 to PDL15	I/O	Address/data bus
A16 to A23	PDH0 to PDH7	Output	Address bus
WAIT	PCM0	Input	External wait control
CLKOUT	PCM1	Output	Internal system clock output
CS0 to CS3	PCS0 to PCS3	Output	Chip select
WR0, WR1	PCT0, PCT1	Output	Write strobe signal
RD	PCT4	Output	Read strobe signal
ASTB	PCT6	Output	Address strobe signal
HLDRQ	PCM3	Input	Bus hold control
HLDAK	PCM2	Output	

Table 5-2. Bus Control Pins (When Separate Bus Selected)

Bus Control Pin	Alternate-Function Pin	I/O	Function
AD0 to AD15	PDL0 to PDL15	I/O	Data bus
A0 to A15	P90 to P915	Output	Address bus
A16 to A23	PDH0 to PDH7	Output	Address bus
WAIT	PCM0	Input	External wait control
CLKOUT	PCM1	Output	Internal system clock output
CS0 to CS3	PCS0 to PCS3	Output	Chip select
WR0, WR1	PCT0, PCT1	Output	Write strobe signal
RD	PCT4	Output	Read strobe signal
HLDRQ	PCM3	Input	Bus hold control
HLDAK	PCM2	Output	

5.2.1 Pin status when internal ROM, internal RAM, or on-chip peripheral I/O is accessed

When the internal ROM, internal RAM, or on-chip peripheral I/O are accessed, the status of each pin is as follows.

Table 5-3. Pin Statuses When Internal ROM, Internal RAM, or On-Chip Peripheral I/O Is Accessed

Separate Bus M	1ode	Multiplex Bus Mode			
Address bus (A23 to A0)	Undefined	Address bus (A23 to A16)	Undefined		
Data bus (AD15 to AD0)	Hi-Z	Address/data bus (AD15 to AD0)	Undefined		
Control signal	Inactive	Control signal	Inactive		

Caution When a write access is performed to the internal ROM area, address, data, and control signals are activated in the same way as access to the external memory area.

5.2.2 Pin status in each operation mode

For the pin status of the V850ES/KJ1 in each operation mode, refer to 2.2 Pin Status.

5.3 Memory Block Function

The 64 MB memory space is divided into memory blocks of (lower) 2 MB, 2 MB, 4 MB, and 8 MB. The programmable wait function and bus cycle operation mode for each of these blocks can be independently controlled in one-block units.




Figure 5-1. Data Memory Map: Physical Address

5.3.1 Chip select control function

Of the 64 MB (linear) address space, the lower 16 MB (0000000H to 0FFFFFFH) include four chip select control functions, $\overline{\text{CS0}}$ to $\overline{\text{CS3}}$. The areas that can be selected by $\overline{\text{CS0}}$ to $\overline{\text{CS3}}$ are fixed.

By using these chip select control functions, the memory space can be used effectively. The allocation of the chip select areas is shown in the table below.

CS0	0000000H to 01FFFFFH (2 MB)
CS1	0200000H to 03FFFFFH (2 MB)
CS2	0400000H to 07FFFFFH (4 MB)
CS3	0800000H to 0FFFFFFH (8 MB)

5.4 External Bus Interface Mode Control Function

The V850ES/KJ1 includes the following two external bus interface modes.

- Multiplex bus mode
- · Separate bus mode

These two modes can be selected by using the EXIMC register.

(1) External bus interface mode control register (EXIMC)

1

This register can be read or written in 8-bit or 1-bit units. After reset, EXIMC is cleared to 00H.

After res	set: 00H	R/W	Address: F	FFFFFBEI	4			
	7	6	5	4	3	2	1	0
EXIMC	0	0	0	0	0	0	0	SMSEL
	SMSEL			M	ode selecti	on		
	0	Multiplex	bus mode					

Separate bus mode

Caution Set the EXIMC register from the internal ROM or internal RAM area before external access.

After setting the EXIMC register, be sure to set a NOP instruction.

5.5 Bus Access

5.5.1 Number of clocks for access

The following table shows the number of basic clocks required for accessing each resource.

Area (Bus Width) Bus Cycle Type	Internal ROM (32 Bits)	Internal RAM (32 Bits)	External Memory (16 Bits)	On-Chip Peripheral I/O (16 Bits)
Instruction fetch (normal access)	1	1 Note 1	3 + n ^{Note 2}	_
Instruction fetch (branch)	2	2 ^{Note 1}	3+ n ^{Note 2}	-
Operand data access 3		1	3 +n ^{Note 2}	3 ^{Note 3}

Notes 1. If the access conflicts with a data access, the number of clock is increased by 1.

- 2. 2 + n clocks (n: Number of wait states) when the separate bus mode is selected.
- 3. This value varies depending on the setting of the VSWC register.

Remark Unit: Clocks/access

5.5.2 Bus size setting function

The bus size of each external memory area selected by $\overline{\text{CSn}}$ can be set (to 8 bits or 16 bits) by using the BSC register.


The external memory area of the V850ES/KJ1 is selected by $\overline{\text{CS0}}$ to $\overline{\text{CS3}}$.

(1) Bus size configuration register (BSC)

This register can be read or written in 16-bit units.

After reset, BSC is set to 5555H.

Caution Write to the BSC register after reset, and then do not change the set values. Also, do not access an external memory area until the initial settings of the BSC register are complete.



5.5.3 Access by bus size

The V850ES/KJ1 accesses the on-chip peripheral I/O and external memory in 8-bit, 16-bit, or 32-bit units. The bus size is as follows.

- The bus size of the on-chip peripheral I/O is fixed to 16 bits.
- The bus size of the external memory is selectable from 8 bits or 16 bits (by using the BSC register).

The operation when each of the above is accessed is described below. All data is accessed starting from the lower side.

The V850ES/KJ1 supports only the little endian format.

Figure 5-2. Little Endian Address in Word

31	24 23 16	3 15 8	7 0
000BH	000AH	0009H	0008H
0007H	0006H	0005H	0004H
0003H	0002H	0001H	0000H

(1) Data space

The V850ES/KJ1 has an address misalign function.

With this function, data can be placed at all addresses, regardless of the format of the data (word data or halfword data). However, if the word data or halfword data is not aligned at the boundary, a bus cycle is generated at least twice, causing the bus efficiency to drop.

(a) Halfword-length data access


A byte-length bus cycle is generated twice if the least significant bit of the address is 1.

(b) Word-length data access

- (i) A byte-length bus cycle, halfword-length bus cycle, and byte-length bus cycle are generated in that order if the least significant bit of the address is 1.
- (ii) A halfword-length bus cycle is generated twice if the lower 2 bits of the address are 10.

(2) Byte access (8 bits)

(a) 16-bit data bus width




(b) 8-bit data bus width




(3) Halfword access (16 bits)

(a) With 16-bit data bus width




(b) 8-bit data bus width




(4) Word access (32 bits)


(a) 16-bit data bus width (1/2)




(a) 16-bit data bus width (2/2)



(b) 8-bit data bus width (1/2)



(b) 8-bit data bus width (2/2)



5.6 Wait Function

5.6.1 Programmable wait function

(1) Data wait control register 0 (DWC0)


To realize interfacing with a low-speed memory or I/O, up to seven data wait states can be inserted in the bus cycle that is executed for each CS space.

The number of wait states can be programmed by using the DWC0 register. Immediately after system reset, 7 data wait states are inserted for all the chip select areas.

The DWC0 register can be read or written in 16-bit units.

After reset, DWC0 is set to 7777H.

- Cautions 1. The internal ROM and internal RAM areas are not subject to programmable wait, and are always accessed without a wait state. The on-chip peripheral I/O area is also not subject to programmable wait, and only wait control from each peripheral function is performed.
 - Write to the DWC0 register after reset, and then do not change the set values. Also, do not access an external memory area until the initial settings of the DWC0 register are complete.



5.6.2 External wait function


To synchronize an extremely slow memory, I/O, or asynchronous system, any number of wait states can be inserted in the bus cycle by using the external wait pin (\overline{WAIT}) .

Access to each area of the internal ROM, internal RAM, and on-chip peripheral I/O is not subject to control by the external wait function, in the same manner as the programmable wait function.

The WAIT signal can be input asynchronously to CLKOUT, and is sampled at the falling edge of the clock in the T2 and TW states of the bus cycle in the multiplex bus mode. In the separate bus mode, it is sampled at the rising edge of the clock immediately after the T1 and TW states of the bus cycle. If the setup/hold time of the sampling timing is not satisfied, a wait state is inserted in the next state, or not inserted at all.

5.6.3 Relationship between programmable wait and external wait

Wait cycles are inserted as the result of an OR operation between the wait cycles specified by the set value of the programmable wait and the wait cycles controlled by the $\overline{\text{WAIT}}$ pin.



For example, if the timing of the programmable wait and the $\overline{\text{WAIT}}$ pin signal is as illustrated below, three wait states will be inserted in the bus cycle.




Figure 5-3. Example of Inserting Wait States

5.6.4 Programmable address wait function

Address-setup or address-hold waits to be inserted in each bus cycle can be set by using the AWC register. Address wait insertion is set for each chip select area (\overline{CSO} to \overline{CSO}).


If an address setup wait is inserted, it seems that the high-clock period of T1 state is extended by 1 clock. If an address hold wait is inserted, it seems that the low-clock period of T1 state is extended by 1 clock.

(1) Address wait control register (AWC)

This register can be read or written in 16-bit units.

After reset, AWC is set to FFFFH.

- Cautions 1. The internal ROM, internal RAM, and on-chip peripheral I/O areas are not subject to address setup wait or address hold wait insertion.
 - Write the AWC register after reset, and then do not change the set values. Also, do not access an external memory area until the initial settings of the AWC register are complete.



5.7 Idle State Insertion Function

To facilitate interfacing with low-speed memories, one idle state (TI) can be inserted after the T3 state in the bus cycle that is executed for each space selected by \overline{CSn} in the multiplex address/data bus mode. In the separate bus mode, one idle state (TI) can be inserted after the T2 state. By inserting idle states, the data output float delay time of the memory can be secured during read access (an idle state cannot be inserted during write access).

Whether the idle state is to be inserted can be programmed by using the BCC register.

An idle state is inserted for all the areas immediately after system reset.

(1) Bus cycle control register (BCC)

This register can be read or written in 16-bit units.

After reset, BCC is set to AAAAH.

- Cautions 1. The internal ROM, internal RAM, and on-chip peripheral I/O areas are not subject to idle state insertion.
 - 2. Write to the BCC register after reset, and then do not change the set values. Also, do not access an external memory area until the initial settings of the BCC register are complete.

	15	14	13	12	11	10	9	8
BCC	1	0	1	0	1	0	1	0
	7	6	5	4	3	2	1	0
	BC31	0	BC21	0	BC11	0	BC01	0
CSn sign	nal CS3		CS2		CS1		CS0	
	BCn1		Specifies in	sertion of	idle state (n	= 0 to 3)		
	0	Not inse	rted					
	1	Inserted						

5.8 Bus Hold Function

5.8.1 Functional outline

The HLDRQ and HLDAK functions are valid if the PCM2 and PCM3 pins are set in the control mode.

When the HLDRQ pin is asserted (low level), indicating that another bus master has requested bus mastership, the external address/data bus goes into a high-impedance state and is released (bus hold status). If the request for the bus mastership is cleared and the HLDRQ pin is deasserted (high level), driving these pins is started again.

During the bus hold period, execution of the program in the internal ROM and internal RAM is continued until a peripheral I/O register or the external memory is accessed.


The bus hold status is indicated by assertion (low level) of the HLDAK pin. The bus hold function enables the configuration of multi-processor type systems in which two or more bus masters exist.

Note that the bus hold request is not acknowledged during a multiple-access cycle initiated by the bus sizing function or a bit manipulation instruction.

Status	Data Bus Width	Access Type	Timing in Which Bus Hold Request Not Acknowledged		
CPU bus lock	16 bits	Word access to even address	Between first and second access		
		Word access to odd address	Between first and second access		
			Between second and third access		
		Halfword access to odd address	Between first and second access		
	8 bits		Between first and second access		
			Between second and third access		
			Between third and fourth access		
		Halfword access	Between first and second access		
Read-modify-write access of bit manipulation instruction	_	-	Between read access and write access		

5.8.2 Bus hold procedure

The bus hold status transition procedure is shown below.



5.8.3 Operation in power save mode

Because the internal system clock is stopped in the STOP and IDLE modes, the bus hold status is not entered even if the $\overline{\text{HLDRQ}}$ pin is asserted.

In the HALT mode, the $\overline{\text{HLDAK}}$ pin is asserted as soon as the $\overline{\text{HLDRQ}}$ pin has been asserted, and the bus hold status is entered. When the $\overline{\text{HLDRQ}}$ pin is later deasserted, the $\overline{\text{HLDAK}}$ pin is also deasserted, and the bus hold status is cleared.

5.9 Bus Priority

Bus hold, instruction fetch (branch), instruction fetch (successive), and operand data accesses are executed in the external bus cycle.

Bus hold has the highest priority, followed by operand data access, instruction fetch (branch), and instruction fetch (successive).

An instruction fetch may be inserted between the read access and write access in a read-modify-write access.

If an instruction is executed for two or more accesses, an instruction fetch and bus hold are not inserted between accesses due to bus size limitations.

Table 5-4. Bus Priority

Priority	External Bus Cycle	Bus Master
High	Bus hold	External device
†	Operand data access	CPU
↓	Instruction fetch (branch)	CPU
Low	Instruction fetch (successive)	CPU

5.10 Bus Timing

Figure 5-4. Multiplex Bus Read Timing (Bus Size: 16 Bits, 16-Bit Access)





Figure 5-5. Multiplex Bus Read Timing (Bus Size: 8 Bits)







Figure 5-6. Multiplex Bus Write Timing (Bus Size: 16 Bits, 16-Bit Access)








Figure 5-8. Multiplex Bus Hold Timing (Bus Size: 16 Bits, 16-Bit Access)





Figure 5-9. Separate Bus Read Timing (Bus Size: 16 Bits, 16-Bit Access)









Figure 5-11. Separate Bus Write Timing (Bus Size: 16 Bits, 16-Bit Access)









Figure 5-13. Separate Bus Hold Timing (Bus Size: 8 Bits, Write)





5.11 Cautions

With the external bus function, signals may not be output at the correct timing under the following conditions.

<Operating conditions>

- O Multiplex bus mode
 - <1> CLKOUT asynchronous (2.7 V \leq VDD = EVDD = AVREF0 \leq 5.5 V, 2.7 V \leq BVDD \leq 5.5 V) When 1/fcpu < 84 ns
- O Separate bus mode
 - <1> Read cycle, CLKOUT asynchronous (4.0 V \leq VDD = BVDD = EVDD = AVREF0 \leq 5.5 V) When 1/fcpu < 100 ns
 - <2> Write cycle, CLKOUT asynchronous (4.0 V \leq VDD = BVDD = EVDD = AVREF0 \leq 5.5 V) When 1/fcpu < 60 ns
 - <3> Read cycle, CLKOUT asynchronous (2.7 V \leq VDD = BVDD = EVDD = AVREF0 \leq 5.5 V) When 1/fcpu < 200 ns
 - <4> Write cycle, CLKOUT asynchronous (2.7 V \leq VDD = BVDD = EVDD = AVREF0 \leq 5.5 V) When 1/fcpu < 100 ns

<Countermeasure>

When used under the above conditions, be sure to insert an address setup/hold wait using the AWC register (n = 0 to 3).

- O When used in multiplex bus mode and under condition <1>
 - 70 ns < 1/fcpu < 84 ns
 Set an address setup wait (ASWn bit = 1).
 - 62.5 ns < 1/fcpu < 70 ns
 Set an address setup wait (ASWn bit = 1) and address hold wait (AHWn bit = 1).
- O When used in separate bus mode and under conditions <1> to <4> Set an address setup wait (ASWn bit =1).

CHAPTER 6 CLOCK GENERATION FUNCTION

6.1 Overview

The following clock generation functions are available.

- O Main clock oscillator
 - fx = 2 to 2.5 MHz (fxx = 8 to 10 MHz, REGC = VDD = 2.7 to 5.5 V, in PLL mode)
 - fx = 2 to 5 MHz (fxx = 8 to 20 MHz, REGC = VDD = 4.5 to 5.5 V, in PLL mode)
 - fx = 2 to 4 MHz (fxx = 8 to 16 MHz, REGC = capacitor, VDD = 4.0 to 5.5 V, in PLL mode)
 - fx = 2 to 10 MHz (fxx = 2 to 10 MHz, REGC = VDD = 2.7 to 5.5 V, in clock-through mode)

Caution In the μ PD70F3217H, 70F3217HY, 70F3218H, and 70F3218HY, the main clock oscillator oscillates the following frequencies (these values may change after evaluation).


- fx = 2 MHz (fxx = 8 MHz, REGC = VDD = 2.7 to 5.5 V, in PLL mode)
- fx = 2 to 5 MHz (fxx = 8 to 20 MHz, REGC = VDD = 4.5 to 5.5 V, in PLL mode)
- fx = 2 MHz (fxx = 8 MHz, REGC = capacitor, VDD = 4.0 to 5.5 V, in PLL mode)
- fx = 2 to 8 MHz (fxx = 2 to 8 MHz, REGC = VDD = 2.7 to 5.5 V, in clock-through mode)
- O Subclock oscillator
 - 32.768 kHz
- O Multiplication (×4) function by PLL (Phase Locked Loop)
 - Clock-through mode/PLL mode selectable
 - Usable voltage: VDD = 2.7 to 5.5 V
- O Internal system clock generation
 - 7 steps (fxx, fxx/2, fxx/4, fxx/8, fxx/16, fxx/32, fxT)
- O Peripheral clock generation
- O Clock output function

Remark fx: Main clock oscillation frequency

fxx: Main clock frequency

6.2 Configuration

Figure 6-1. Clock Generator



(1) Main clock oscillator

The main clock oscillator oscillates the following frequencies (fx):

- fx = 2 to 2.5 MHz (REGC = VDD = 2.7 to 5.5 V, in PLL mode)
- fx = 2 to 5 MHz (REGC = VDD = 4.5 to 5.5 V, in PLL mode)
- fx = 2 to 4 MHz (REGC = capacitor, VDD = 4.0 to 5.5 V, in PLL mode)
- fx = 2 to 10 MHz (REGC = VDD = 2.7 to 5.5 V, in clock-through mode)

Caution In the μ PD70F3217H, 70F3217HY, 70F3218H, and 70F3218HY, the main clock oscillator oscillates the following frequencies (these values may change after evaluation).

- fx = 2 MHz (REGC = VDD = 2.7 to 5.5 V, in PLL mode)
- fx = 2 to 5 MHz (REGC = VDD = 4.5 to 5.5 V, in PLL mode)
- fx = 2 MHz (REGC = capacitor, VDD = 4.0 to 5.5 V, in PLL mode)
- fx = 2 to 8 MHz (REGC = VDD = 2.7 to 5.5 V, in clock-through mode)

(2) Subclock oscillator

The subclock oscillator oscillates a frequency of 32.768 kHz (fxT).

(3) Main clock oscillator stop control

This circuit generates a control signal that stops oscillation of the main clock oscillator.

Oscillation of the main clock oscillator is stopped in the STOP mode or when the PCC.MCK bit = 1 (valid only when the PCC.CLS bit = 1).

(4) Prescaler 1

This prescaler generates the clock (fxx to fxx/1024) to be supplied to the following on-chip peripheral functions: TMP0^{Note}, TM00 to TM05, TM50, TM51, TMH0, TMH1, CSI00 to CSI02, CSIA0, CSIA1, UART0 to UART2, I²C0, I²C1, ADC, DAC, and WDT2

Note Only in the μ PD70F3218H, 70F3218HY

(5) Prescaler 2

This circuit divides the main clock (fxx).

The clock generated by prescaler 2 (fxx to fxx/32) is supplied to the selector that generates the CPU clock (fcpu) and internal system clock (fcLk).

fclk is the clock supplied to the INTC, ROM correction, ROM, and RAM blocks, and can be output from the CLKOUT pin.

(6) Interval timer BRG

This circuit divides the clock (fx) generated by the main clock oscillator to a specific frequency (32.768 kHz) and supplies that clock to the watch timer block.

For details, refer to CHAPTER 11 INTERVAL TIMER, WATCH TIMER.

(7) PLL

This circuit multiplies the clock (fx) generated by the main clock oscillator.

It operates in two modes: clock-through mode in which fx is output as is, and PLL mode in which a multiplied clock is output. These modes can be selected by using the PLLCTL.SELPLL bit.

Operation of the PLL can be started or stopped by the PLLCTL.PLLON bit.

6.3 Registers

(1) Processor clock control register (PCC)

The PCC register is a special register. Data can be written to this register only in combination of specific sequences (refer to **3.4.7 Special registers**).

This register can be read or written in 8-bit or 1-bit units.

After reset, PCC is set to 03H.

(1/2)

After res	et: 03H	R/W	After reset: FFFFF828H					
	7	<6>	5	<4>	<3>	2	1	0
PCC	FRC	MCK	MFRC	CLS ^{Note}	СКЗ	CK2	CK1	CK0

FRC	Use of subclock on-chip feedback resistor
0	Used
1	Not used

MCK	Control of main clock oscillator					
0	Oscillation enabled					
1	Oscillation stopped					

- Even if the MCK bit is set to 1 while the system is operating with the main clock as
 the CPU clock, the operation of the main clock does not stop. It stops after the CPU
 clock has been changed to the subclock.
- When the main clock is stopped and the device is operating on the subclock, clear the MCK bit to 0 and wait until the oscillation stabilization time has been secured by the program before switching back to the main clock.

MFRC	Use of main clock on-chip feedback resistor
0	Used
1	Not used

CLS ^{Note}	Status of CPU clock (fcpu)					
0	Main clock operation					
1	Subclock operation					

Note The CLS bit is a read-only bit.

(2/2)

СКЗ	CK2	CK1	CK0	Clock selection (fclk/fcpu)			
0	0	0	0	fxx			
0	0	0	1	fxx/2			
0	0	1	0	fxx/4			
0	0	1	1	fxx/8 (default value)			
0	1	0	0	fxx/16			
0	1	0	1	fxx/32			
0	1	1	×	Setting prohibited			
1	×	×	×	fхт			

- Cautions 1. Do not change the CPU clock (by using the CK3 to CK0 bits) while CLKOUT is being output.
 - 2. Use a bit manipulation instruction to manipulate the CK3 bit. When using an 8-bit manipulation instruction, do not change the set values of the CK2 to CK0 bits.
 - 3. When the CPU operates on the subclock and no clock is input to the X1 pin, do not access a register in which a wait occurs using an access method that causes a wait (refer to 3.4.8 (2) Access to special on-chip peripheral I/O register for details of the access methods). If a wait occurs, it can only be released by a reset.

Remark x: don't care

(a) Example of setting main clock operation → subclock operation

- <1> CK3 bit \leftarrow 1: Use of a bit manipulation instruction is recommended. Do not change the CK2 to CK0 bits.
- <2> Subclock operation: Read the CLS bit to check if subclock operation has started. It takes the following time after the CK3 bit is set until subclock operation is started.

Max.: 1/fxT (1/subclock frequency)

<3> MCK bit \leftarrow 1: Set the MCK bit to 1 only when stopping the main clock.

Cautions 1. When stopping the main clock, stop the PLL.

2. If the following conditions are not satisfied, change the CK2 to CK0 bits so that the conditions are satisfied, then change to the subclock operation mode.

Main clock (fxx) > Subclock (fxr: 32.768 kHz) × 4

[Description example]

```
<1> _SET_SUB_RUN :
     st.b
                 r0, PRCMD[r0]
                                        -- CK3 bit ← 1
                 3, PCC[r0]
     set1
<2> _CHECK_CLS :
     tst1
                 4, PCC[r0]
                                        -- Wait until subclock operation starts.
                 _CHECK_CLS
    bz
<3> _STOP_MAIN_CLOCK :
     st.b
                 r0, PRCMD[r0]
                 6, PCC[r0]
     set1
                                        -- MCK bit ← 1, main clock is stopped
```

Remark The above description is an example. Note with caution that the CLS bit is read in a closed loop in <2>.

(b) Example of setting subclock operation → main clock operation

<1> MCK bit \leftarrow 0: Main clock starts oscillating

<2> Insert waits by the program and wait until the oscillation stabilization time of the main clock elapses.

<3> CK3 bit \leftarrow 0: Use of a bit manipulation instruction is recommended. Do not change the

CK2 to CK0 bits.

<4> Main clock operation: It takes the following time after the CK3 bit is set until main clock operation

is started.

Max.: 1/fxT (1/subclock frequency)

Therefore, insert one NOP instruction immediately after setting the CK3 bit to 0 or read the CLS bit to check if main clock operation has started.

[Description example]

```
<1> _START_MAIN_OSC :
                                         -- Release of protection of special registers
     st.b
                  r0, PRCMD[r0]
                  6, PCC[r0]
                                         -- Main clock starts oscillating
     clr1
<2> movea
                  0x55, r0, r11
                                         -- Wait for oscillation stabilization time
     _WAIT_OST :
     nop
     nop
     nop
                  -1, r11, r11
     addi
     mp
                  r0, r11
     bne
                  _PROGRAM_WAIT
                  r0, PRCMD[r0]
<3> st.b
                                         -- CK3 ← 0
     clr1
                  3, PCC[r0]
<4> _CHECK_CLS :
     tst1
                  4, PCC[r0]
                                         -- Wait until main clock operation starts
     bnz
                  _CHECK_CLS
```

Remark The above description is an example. Note with caution that the CLS bit is read in a closed loop in <4>.

6.4 Operation

6.4.1 Operation of each clock

The following table shows the operation status of each clock.

Table 6-1. Operation Status of Each Clock

Register Setting and	PCC Register								
Operation Status	CLS bit = 0, MCK bit = 0					CLS bit = 1, MCK bit = 0		CLS bit = 1, MCK bit = 1	
Target Clock	During reset	During oscillation stabilization time count	HALT mode	IDLE mode	STOP mode	Subclock mode	Sub-IDLE mode	Subclock mode	Sub-IDLE mode
Main clock oscillator (fx)	×	0	0	0	×	0	0	×	×
Subclock oscillator (fxT)	0	0	0	0	0	0	0	0	0
CPU clock (fcpu)	×	×	×	×	×	0	×	0	×
Internal system clock (fclk)	×	×	0	×	×	0	×	0	×
Peripheral clock (fxx to fxx/1024)	×	×	0	×	×	0	×	×	×
WT clock (main)	×	0	0	0	×	0	0	×	×
WT clock (sub)	0	0	0	0	0	0	0	0	0
WDT1 clock (fxw)	×	0	0	0	×	0	0	×	×
WDT2 clock (main)	×	×	0	×	×	0	×	×	×
WDT2 clock (sub)	0	0	0	0	0	0	0	0	0

Remark O: Operable ×: Stopped

6.4.2 Clock output function

The clock output function is used to output the internal system clock (fcLk) from the CLKOUT pin.

The internal system clock (fclk) is selected by using the PCC.CK3 to PCC.CK0 bits.

The CLKOUT pin functions alternately as the PCM1 pin and functions as a clock output pin if so specified by the control register of port CM.

The status of the CLKOUT pin is the same as the internal system clock in Table 6-1 and the pin can output the clock when it is in the operable status. It outputs a low level in the stopped status. However, the port mode (PCM1: input mode) is selected until the CLKOUT pin output is set after reset. Consequently, the CLKOUT pin goes into a high-impedance state.

6.4.3 External clock input function

An external clock can be directly input to the oscillator. Input the clock to the X1 pin and its inverse signal to the X2 pin. Set the PCC.MFRC bit to 1 (on-chip feedback resistor not used). Note, however, that oscillation stabilization time is inserted even in the external clock mode. Connect V_{DD} directly to the REGC pin.

6.5 PLL Function

6.5.1 Overview

The PLL function is used to output the operating clock of the CPU and peripheral macro at a frequency 4 times higher than the oscillation frequency, and select the clock-through mode.

When PLL function is used: Input clock = 2 to 5 MHz (fxx: 8 to 20 MHz) Clock-through mode: Input clock = 2 to 10 MHz (fxx: 2 to 10 MHz)


6.5.2 Register

(1) PLL control register (PLLCTL)

The PLLCTL register is an 8-bit register that controls the security function of PLL and RTO.

This register can be read or written in 8-bit or 1-bit units.

After reset, PLLCTL is set to 01H.



Note For the RTOST1 and RTOST0 bits, refer to CHAPTER 13 REAL-TIME OUTPUT FUNCTION (RTO).

Caution Be sure to clear bits 4 to 7 to 0.

6.5.3 Usage

(1) When PLL is used

- After reset has been released, the PLL operates (PLLCTL.PLLON bit = 1), but because the default mode is the clock-through mode (PLLCTL.SELPLL bit = 0), select the PLL mode (SELPLL bit = 1).
- To set the STOP mode in which the main clock is stopped, or to set the IDLE mode, first select the clock-through mode and then stop the PLL. To return from the IDLE or STOP mode, first enable PLL operation (PLLON bit = 1), and then select the PLL mode (SELPLL bit = 1).
- To enable the PLL operation, first set the PLLON bit to 1, wait for 200 μs, and then set the SELPLL bit to 1.
 To stop the PLL, first select the clock-through mode (SELPLL bit = 0), wait for 8 clocks or more, and then stop the PLL (PLLON bit = 0).

(2) When PLL is not used

• The clock-through mode (SELPLL bit = 0) is selected after reset has been released, but the PLL is operating (PLLON bit = 1) and must therefore be stopped (PLLON bit = 0).

Remark The PLL is operable in the IDLE mode. To realize low power consumption, stop the PLL. Be sure to stop the PLL when shifting to the STOP mode.

CHAPTER 7 16-BIT TIMER/EVENT COUNTER P (TMP)

Timer P (TMP) is a 16-bit timer/event counter.

The following products have TMP0 of the V850ES/KJ1.

 μ PD70F3218H, 70F3218HY

7.1 Overview

An outline of TMP0 is shown below.

- Clock selection: 8 ways
- Capture trigger input pins: 2
- External event count input pins: 1
- External trigger input pins: 1
- Timer/counters: 1
- Capture/compare registers: 2
- Capture/compare match interrupt request signals: 2
- Timer output pins: 2

7.2 Functions

TMP0 has the following functions.

- Interval timer
- External event counter
- External trigger pulse output
- One-shot pulse output
- PWM output
- Free-running timer
- · Pulse width measurement

7.3 Configuration


TMP0 includes the following hardware.

Table 7-1. Configuration of TMP0

Item	Configuration
Timer register	16-bit counter
Registers	TMP0 capture/compare registers 0, 1 (TP0CCR0, TP0CCR1) TMP0 counter read buffer register (TP0CNT) CCR0, CCR1 buffer registers
Timer inputs	2 (TIP00 ^{Note} , TIP01 pins)
Timer outputs	2 (TOP00, TOP01 pins)
Control registers	TMP0 control registers 0, 1 (TP0CTL0, TP0CTL1) TMP0 I/O control registers 0 to 2 (TP0IOC0 to TP0IOC2) TMP0 option registers 0, 1 (TP0OPT0, TP0OPT1)

Note The TIP00 pin functions alternately as a capture trigger input signal, external event count input signal, and external trigger input signal.

Figure 7-1. Block Diagram of TMP0



(1) 16-bit counter

This 16-bit counter can count internal clocks or external events.

The count value of this counter can be read by using the TP0CNT register.

When the TP0CTL0.TP0CE bit = 0, the value of the 16-bit counter is FFFFH. If the TP0CNT register is read at this time, 0000H is read.

Reset input clears the TP0CE bit to 0. Therefore, the 16-bit counter is set to FFFFH.

(2) CCR0 buffer register

This is a 16-bit compare register that compares the count value of the 16-bit counter.

When the TP0CCR0 register is used as a compare register, the value written to the TP0CCR0 register is transferred to the CCR0 buffer register. When the count value of the 16-bit counter matches the value of the CCR0 buffer register, a compare match interrupt request signal (INTTP0CC0) is generated.

The CCR0 buffer register cannot be read or written directly.

The CCR0 buffer register is cleared to 0000H after reset, as the TP0CCR0 register is cleared to 0000H.

(3) CCR1 buffer register

This is a 16-bit compare register that compares the count value of the 16-bit counter.

When the TP0CCR1 register is used as a compare register, the value written to the TP0CCR1 register is transferred to the CCR1 buffer register. When the count value of the 16-bit counter matches the value of the CCR1 buffer register, a compare match interrupt request signal (INTTP0CC1) is generated.

The CCR1 buffer register cannot be read or written directly.

The CCR1 buffer register is cleared to 0000H after reset, as the TP0CCR1 register is cleared to 0000H.

(4) Edge detector

This circuit detects the valid edges input to the TIP00 and TIP01 pins. No edge, rising edge, falling edge, or both the rising and falling edges can be selected as the valid edge by using the TP0IOC1 and TP0IOC2 registers.

(5) Output controller

This circuit controls the output of the TOP00 and TOP01 pins. The output controller is controlled by the TP0IOC0 register.

(6) Selector

This selector selects the count clock for the 16-bit counter. Eight types of internal clocks or an external event can be selected as the count clock.

(7) Digital noise eliminator

This circuit is valid only when the TIP0a pin is used as a capture trigger input pin.

This circuit is controlled by the TIP0a noise elimination register (PaNFC).

Remark a = 0, 1

7.4 Registers

(1) TMP0 control register 0 (TP0CTL0)

The TP0CTL0 register is an 8-bit register that controls the operation of TMP0.

This register can be read or written in 8-bit or 1-bit units.

Reset input clears this register to 00H.

The same value can always be written to the TP0CTL0 register by software.

TP0CE	TMP0 operation control					
0	TMP0 operation disabled (TMP0 reset asynchronously Note).					
1	TMP0 operation enabled. TMP0 operation started.					

TP0CKS2	TP0CKS1	TP0CKS0	Internal count clock selection
0	0	0	fxx
0	0	1	fxx/2
0	1	0	fxx/4
0	1	1	fxx/8
1	0	0	fxx/16
1	0	1	fxx/32
1	1	0	fxx/64
1	1	1	fxx/128

Note TP0OPT0.TP0OVF bit, 16-bit counter, timer output (TOP00, TOP01 pins)

Cautions 1. Set the TP0CKS2 to TP0CKS0 bits when the TP0CE bit = 0.

When the value of the TP0CE bit is changed from 0 to 1, the TP0CKS2 to TP0CKS0 bits can be set simultaneously.

2. Be sure to clear bits 3 to 6 to 0.

Remark fxx: Main clock frequency

(2) TMP0 control register 1 (TP0CTL1)

The TP0CTL1 register is an 8-bit register that controls the operation of TMP0.

This register can be read or written in 8-bit or 1-bit units.

Reset input clears this register to 00H.

After reset: 00H R/W Address: FFFFF5A1H

7 <6> <5> 4 3 2 1 0

TP0CTL1 0 TP0EST TP0EEE 0 0 TP0MD2 TP0MD1 TP0MD0

TP0EST	Software trigger control
0	-
1	Generate a valid signal for external trigger input. In one-shot pulse output mode: A one-shot pulse is output with writing 1 to the TP0EST bit as the trigger. In external trigger pulse output mode: A PWM waveform is output with writing 1 to the TP0EST bit as the trigger.

TP0EEE	Count clock selection
0	Disable operation with external event count input. (Perform counting with the count clock selected by the TP0CTL0.TP0CK0 to TP0CTL0.TP0CK2 bits.)
1	Enable operation with external event count input. (Perform counting at the valid edge of the external event count input signal.)

The TP0EEE bit selects whether counting is performed with the internal count clock or the valid edge of the external event count input.

TP0MD2	TP0MD1	TP0MD0	Timer mode selection
0	0	0	Interval timer mode
0	0	1	External event count mode
0	1	0	External trigger pulse output mode
0	1	1	One-shot pulse output mode
1	0	0	PWM output mode
1	0	1	Free-running timer mode
1	1	0	Pulse width measurement mode
1	1	1	Setting prohibited

- Cautions 1. The TP0EST bit is valid only in the external trigger pulse output mode or one-shot pulse output mode. In any other mode, writing 1 to this bit is ignored.
 - 2. External event count input is selected in the external event count mode regardless of the value of the TP0EEE bit.
 - 3. Set the TP0EEE and TP0MD2 to TP0MD0 bits when the TP0CTL0.TP0CE bit = 0. (The same value can be written when the TP0CE bit = 1.) The operation is not guaranteed when rewriting is performed with the TP0CE bit = 1. If rewriting was mistakenly performed, clear the TP0CE bit to 0 and then set the bits again.
 - 4. Be sure to clear bits 3, 4, and 7 to 0.

(3) TMP0 I/O control register 0 (TP0IOC0)

The TP0IOC0 register is an 8-bit register that controls the timer output (TOP00, TOP01 pins).

This register can be read or written in 8-bit or 1-bit units.

Reset input clears this register to 00H.

After reset: 00H R/W		R/W	Address: F	FFFF5A2H	1			
	7	6	5	4	3	<2>	1	<0>
TP0IOC0	0	0	0	0	TP0OL1	TP0OE1	TP0OL0	TP0OE0

TP0OL1	TOP01 pin output level setting					
0	TOP01 pin output inversion disabled					
1	TOP01 pin output inversion enabled					

TP0OE1	TOP01 pin output setting
0	Timer output disabled • When TP0OL1 bit = 0: Low level is output from the TOP01 pin • When TP0OL1 bit = 1: High level is output from the TOP01 pin
1	Timer output enabled (a square wave is output from the TOP01 pin).

TP0OL0	TOP00 pin output level setting			
0	TOP00 pin output inversion disabled			
1	TOP00 pin output inversion enabled			

TP0OE0	TOP00 pin output setting
0	Timer output disabled • When TP0OL0 bit = 0: Low level is output from the TOP00 pin • When TP0OL0 bit = 1: High level is output from the TOP00 pin
1	Timer output enabled (a square wave is output from the TOP00 pin).

- Cautions 1. Rewrite the TP0OL1, TP0OE1, TP0OL0, and TP0OE0 bits when the TP0CTL0.TP0CE bit = 0. (The same value can be written when the TP0CE bit = 1.) If rewriting was mistakenly performed, clear the TP0CE bit to 0 and then set the bits again.
 - Even if the TP0OLa bit is manipulated when the TP0CE and TP0OEa bits are 0, the TOP0a pin output level varies (a = 0, 1).

(4) TMP0 I/O control register 1 (TP0IOC1)

The TP0IOC1 register is an 8-bit register that controls the valid edge of the capture trigger input signals (TIP00, TIP01 pins).

This register can be read or written in 8-bit units.

Reset input clears this register to 00H.

After reset: 00H R/W		R/W	Address: F	FFFF5A3H	1			
	7	6	5	4	3	2	1	0
TP0IOC1	0	0	0	0	TP0IS3	TP0IS2	TP0IS1	TP0IS0

TP0IS3	TP0IS2	Capture trigger input signal (TIP01 pin) valid edge setting	
0	0	No edge detection (capture operation invalid)	
0	1	Detection of rising edge	
1	0	Detection of falling edge	
1	1	Detection of both edges	

TP0IS1	TP0IS0	Capture trigger input signal (TIP00 pin) valid edge setting	
0	0	No edge detection (capture operation invalid)	
0	1	Detection of rising edge	
1	0	Detection of falling edge	
1	1	Detection of both edges	


- Cautions 1. Rewrite the TP0IS3 to TP0IS0 bits when the TP0CTL0.TP0CE bit = 0. (The same value can be written when the TP0CE bit = 1.) If rewriting was mistakenly performed, clear the TP0CE bit to 0 and then set the bits again.
 - The TP0IS3 to TP0IS0 bits are valid only in the freerunning timer mode and the pulse width measurement mode. In all other modes, a capture operation is not possible.

(5) TMP0 I/O control register 2 (TP0IOC2)

The TP0IOC2 register is an 8-bit register that controls the valid edge of the external event count input signal (TIP00 pin) and external trigger input signal (TIP00 pin).

This register can be read or written in 8-bit or 1-bit units.

Reset input clears this register to 00H.



TP0EES1	TP0EES0	External event count input signal (TIP00 pin) valid edge setting
0	0	No edge detection (external event count invalid)
0	1	Detection of rising edge
1	0	Detection of falling edge
1	1	Detection of both edges

TP0ETS1	TP0ETS0	External trigger input signal (TIP00 pin) valid edge setting		
0	0	No edge detection (external trigger invalid)		
0	1	Detection of rising edge		
1	0	Detection of falling edge		
1	1	Detection of both edges		

- Cautions 1. Rewrite the TP0EES1, TP0EES0, TP0ETS1, and TP0ETS0 bits when the TP0CTL0.TP0CE bit = 0. (The same value can be written when the TP0CE bit = 1.) If rewriting was mistakenly performed, clear the TP0CE bit to 0 and then set the bits again.
 - 2. The TP0EES1 and TP0EES0 bits are valid only when the TP0CTL1.TP0EEE bit = 1 or when the external event count mode (TP0CTL1.TP0MD2 to TP0CTL1.TP0MD0 bits = 001) has been set.

(6) TMP0 option register 0 (TP0OPT0)

The TP0OPT0 register is an 8-bit register used to set the capture/compare operation and detect an overflow. This register can be read or written in 8-bit or 1-bit units.

Reset input clears this register to 00H.

After reset: 00H R/W Address: FFFFF5A5H

7 6 5 4 3 2 1 <0>
TP0OPT0 0 0 TP0CCS1TP0CCS0 0 0 TP0OVF

TP0CCS1	TP0CCR1 register capture/compare selection	
0	Compare register selected	
1	Capture register selected	
The TP0CCS1 bit setting is valid only in the free-running timer mode.		

TP0CCS0	TP0CCR0 register capture/compare selection	
0	Compare register selected	
1	Capture register selected	
The TP0CCS0 bit setting is valid only in the free-running timer mode.		

TP0OVF	TMP0 overflow detection flag
Set (1)	Overflow occurred
Reset (0)	TP0OVF bit 0 written or TP0CTL0.TP0CE bit = 0

- The TP0OVF bit is reset when the 16-bit counter count value overflows from FFFFH to 0000H in the free-running timer mode or the pulse width measurement mode.
- An interrupt request signal (INTTP0OV) is generated at the same time that the TP0OVF bit is set to 1. The INTTP0OV signal is not generated in modes other than the free-running timer mode and the pulse width measurement mode.
- The TP0OVF bit is not cleared even when the TP0OVF bit or the TP0OPT0 register are read when the TP0OVF bit = 1.
- The TP0OVF bit can be both read and written, but the TP0OVF bit cannot be set to 1 by software. Writing 1 has no influence on the operation of TMP0.

Cautions 1. Rewrite the TP0CCS1 and TP0CCS0 bits when the TP0CE bit = 0. (The same value can be written when the TP0CE bit = 1.) If rewriting was mistakenly performed, clear the TP0CE bit to 0 and then set the bits again.

2. Be sure to clear bits 1 to 3, 6, and 7 to 0.

(7) TMP0 capture/compare register 0 (TP0CCR0)

The TP0CCR0 register can be used as a capture register or a compare register depending on the mode.


This register can be used as a capture register or a compare register only in the free-running timer mode, depending on the setting of the TP0OPT0.TP0CCS0 bit. In the pulse width measurement mode, the TP0CCR0 register can be used only as a capture register. In any other mode, this register can be used only as a compare register.

The TP0CCR0 register can be read or written during operation.

This register can be read or written in 16-bit units.

Reset input clears this register to 0000H.

Caution Accessing the TP0CCR0 register is disabled during subclock operation with the main clock stopped. For details, refer to 3.4.8 (2).



(a) Function as compare register

The TP0CCR0 register can be rewritten even when the TP0CTL0.TP0CE bit = 1.

The set value of the TP0CCR0 register is transferred to the CCR0 buffer register. When the value of the 16-bit counter matches the value of the CCR0 buffer register, a compare match interrupt request signal (INTTP0CC0) is generated. If TOP00 pin output is enabled at this time, the output of the TOP00 pin is inverted.

When the TPOCCR0 register is used as a cycle register in the interval timer mode, external event count mode, external trigger pulse output mode, one-shot pulse output mode, or PWM output mode, the value of the 16-bit counter is cleared (0000H) if its count value matches the value of the CCR0 buffer register.

(b) Function as capture register

When the TP0CCR0 register is used as a capture register in the free-running timer mode, the count value of the 16-bit counter is stored in the TP0CCR0 register if the valid edge of the capture trigger input pin (TIP00 pin) is detected. In the pulse width measurement mode, the count value of the 16-bit counter is stored in the TP0CCR0 register and the 16-bit counter is cleared (0000H) if the valid edge of the capture trigger input pin (TIP00 pin) is detected.

Even if the capture operation and reading the TP0CCR0 register conflict, the correct value of the TP0CCR0 register can be read.

The following table shows the functions of the capture/compare register in each mode, and how to write data to the compare register.

Table 7-2. Function of Capture/Compare Register in Each Mode and How to Write Compare Register

Operation Mode	Capture/Compare Register	How to Write Compare Register	
Interval timer	Compare register	Anytime write	
External event counter	Compare register	Anytime write	
External trigger pulse output	Compare register	Batch write	
One-shot pulse output	Compare register	Anytime write	
PWM output	Compare register	Batch write	
Free-running timer	Capture/compare register	Anytime write	
Pulse width measurement	Capture register	_	

(8) TMP0 capture/compare register 1 (TP0CCR1)

The TP0CCR1 register can be used as a capture register or a compare register depending on the mode.


This register can be used as a capture register or a compare register only in the free-running timer mode, depending on the setting of the TP0OPT0.TP0CCS1 bit. In the pulse width measurement mode, the TP0CCR1 register can be used only as a capture register. In any other mode, this register can be used only as a compare register.

The TP0CCR1 register can be read or written during operation.

This register can be read or written in 16-bit units.

Reset input clears this register to 0000H.

Caution Accessing the TP0CCR1 register is disabled during subclock operation with the main clock stopped. For details, refer to 3.4.8 (2).



(a) Function as compare register

The TP0CCR1 register can be rewritten even when the TP0CTL0.TP0CE bit = 1.

The set value of the TP0CCR1 register is transferred to the CCR1 buffer register. When the value of the 16-bit counter matches the value of the CCR1 buffer register, a compare match interrupt request signal (INTTP0CC1) is generated. If TOP01 pin output is enabled at this time, the output of the TOP01 pin is inverted.

(b) Function as capture register

When the TP0CCR1 register is used as a capture register in the free-running timer mode, the count value of the 16-bit counter is stored in the TP0CCR1 register if the valid edge of the capture trigger input pin (TIP01 pin) is detected. In the pulse width measurement mode, the count value of the 16-bit counter is stored in the TP0CCR1 register and the 16-bit counter is cleared (0000H) if the valid edge of the capture trigger input pin (TIP01 pin) is detected.

Even if the capture operation and reading the TP0CCR1 register conflict, the correct value of the TP0CCR1 register can be read.

The following table shows the functions of the capture/compare register in each mode, and how to write data to the compare register.

Table 7-3. Function of Capture/Compare Register in Each Mode and How to Write Compare Register

Operation Mode	Capture/Compare Register	How to Write Compare Register	
Interval timer	Compare register Anytime write		
External event counter	Compare register	Anytime write	
External trigger pulse output	Compare register	Batch write	
One-shot pulse output	Compare register	Anytime write	
PWM output	Compare register	Batch write	
Free-running timer	Capture/compare register	Anytime write	
Pulse width measurement	Capture register	=	

(9) TMP0 counter read buffer register (TP0CNT)

The TP0CNT register is a read buffer register that can read the count value of the 16-bit counter.


If this register is read when the TP0CTL0.TP0CE bit = 1, the count value of the 16-bit timer can be read.

This register is read-only, in 16-bit units.

The value of the TP0CNT register is cleared to 0000H when the TP0CE bit = 0. If the TP0CNT register is read at this time, the value of the 16-bit counter (FFFFH) is not read, but 0000H is read.

The value of the TP0CNT register is cleared to 0000H after reset, as the TP0CE bit is cleared to 0.

Caution Accessing the TP0CNT register is disabled during subclock operation with the main clock stopped. For details, refer to 3.4.8 (2).



7.5 Operation

TMP0 can perform the following operations.

Operation	TP0CTL1.TP0EST Bit (Software Trigger Bit)	TIP00 Pin (External Trigger Input)	Capture/Compare Register Setting	Compare Register Write
Interval timer mode	Invalid	Invalid	Compare only	Anytime write
External event count mode ^{Note 1}	Invalid	Invalid	Compare only	Anytime write
External trigger pulse output mode ^{Note 2}	Valid	Valid	Compare only	Batch write
One-shot pulse output mode ^{Note 2}	Valid	Valid	Compare only	Anytime write
PWM output mode	Invalid	Invalid	Compare only	Batch write
Free-running timer mode	Invalid	Invalid	Switching enabled	Anytime write
Pulse width measurement mode ^{Note 2}	Invalid	Invalid	Capture only	Not applicable

- **Notes 1.** To use the external event count mode, specify that the valid edge of the TIP00 pin capture trigger input is not detected (by clearing the TP0IOC1.TP0IS1 and TP0IOC1.TP0IS0 bits to "00").
 - 2. When using the external trigger pulse output mode, one-shot pulse output mode, and pulse width measurement mode, select the internal clock as the count clock (by clearing the TP0CTL1.TP0EEE bit to 0).

7.5.1 Interval timer mode (TP0MD2 to TP0MD0 bits = 000)

In the interval timer mode, an interrupt request signal (INTTP0CC0) is generated at the specified interval if the TP0CTL0.TP0CE bit is set to 1. A square wave whose half cycle is equal to the interval can be output from the TOP00 pin.

Usually, the TP0CCR1 register is not used in the interval timer mode.





Figure 7-2. Configuration of Interval Timer





When the TP0CE bit is set to 1, the value of the 16-bit counter is cleared from FFFFH to 0000H in synchronization with the count clock, and the counter starts counting. At this time, the output of the TOP00 pin is inverted. Additionally, the set value of the TP0CCR0 register is transferred to the CCR0 buffer register.

When the count value of the 16-bit counter matches the value of the CCR0 buffer register, the 16-bit counter is cleared to 0000H, the output of the TOP00 pin is inverted, and a compare match interrupt request signal (INTTP0CC0) is generated.

The interval can be calculated by the following expression.

Interval = (Set value of TP0CCR0 register + 1) × Count clock cycle

Figure 7-4. Register Setting for Interval Timer Mode Operation (1/2)




Figure 7-4. Register Setting for Interval Timer Mode Operation (2/2)

(d) TMP0 counter read buffer register (TP0CNT)

By reading the TP0CNT register, the count value of the 16-bit counter can be read.

(e) TMP0 capture/compare register 0 (TP0CCR0)

If the TP0CCR0 register is set to D₀, the interval is as follows.

Interval = $(D_0 + 1) \times Count clock cycle$

(f) TMP0 capture/compare register 1 (TP0CCR1)


Usually, the TP0CCR1 register is not used in the interval timer mode. However, the set value of the TP0CCR1 register is transferred to the CCR1 buffer register. A compare match interrupt request signal (INTTP0CC1) is generated when the count value of the 16-bit counter matches the value of the CCR1 buffer register.

Therefore, mask the interrupt request by using the corresponding interrupt mask flag (TP0CCMK1).

Remark TMP0 I/O control register 1 (TP0IOC1), TMP0 I/O control register 2 (TP0IOC2), and TMP0 option register 0 (TP0OPT0) are not used in the interval timer mode.

(1) Interval timer mode operation flow

Figure 7-5. Software Processing Flow in Interval Timer Mode




(2) Interval timer mode operation timing

(a) Operation if TP0CCR0 register is cleared to 0000H


If the TP0CCR0 register is cleared to 0000H, the INTTP0CC0 signal is generated at each count clock, and the output of the TOP00 pin is inverted.

The value of the 16-bit counter is always 0000H.



(b) Operation if TP0CCR0 register is set to FFFFH


If the TP0CCR0 register is set to FFFFH, the 16-bit counter counts up to FFFFH. The counter is cleared to 0000H in synchronization with the next count-up timing. The INTTP0CC0 signal is generated and the output of the TOP00 pin is inverted. At this time, an overflow interrupt request signal (INTTP0OV) is not generated, nor is the overflow flag (TP0OPT0.TP0OVF bit) set to 1.



(c) Notes on rewriting TP0CCR0 register

To change the value of the TP0CCR0 register to a smaller value, stop counting once and then change the set value.

If the value of the TP0CCR0 register is rewritten to a smaller value during counting, the 16-bit counter may overflow.




If the value of the TP0CCR0 register is changed from D_1 to D_2 while the count value is greater than D_2 but less than D_1 , the count value is transferred to the CCR0 buffer register as soon as the TP0CCR0 register has been rewritten. Consequently, the value of the 16-bit counter that is compared is D_2 .

Because the count value has already exceeded D₂, however, the 16-bit counter counts up to FFFFH, overflows, and then counts up again from 0000H. When the count value matches D₂, the INTTP0CC0 signal is generated and the output of the TOP00 pin is inverted.

Therefore, the INTTP0CC0 signal may not be generated at the interval time " $(D_1 + 1) \times Count$ clock cycle" or " $(D_2 + 1) \times Count$ clock cycle" originally expected, but may be generated at an interval of " $(10000H + D_2 + 1) \times Count$ clock period".

(d) Operation of TP0CCR1 register

Figure 7-6. Configuration of TP0CCR1 Register



If the set value of the TP0CCR1 register is less than the set value of the TP0CCR0 register, the INTTP0CC1 signal is generated once per cycle. At the same time, the output of the TOP01 pin is inverted. The TOP01 pin outputs a square wave with the same cycle as that output by the TOP00 pin.




Figure 7-7. Timing Chart When D₀₁ ≥ D₁₁

If the set value of the TP0CCR1 register is greater than the set value of the TP0CCR0 register, the count value of the 16-bit counter does not match the value of the TP0CCR1 register. Consequently, the INTTP0CC1 signal is not generated, nor is the output of the TOP01 pin changed.




Figure 7-8. Timing Chart When D₀₁ < D₁₁

7.5.2 External event count mode (TP0MD2 to TP0MD0 bits = 001)

In the external event count mode, the valid edge of the external event count input is counted when the TP0CTL0.TP0CE bit is set to 1, and an interrupt request signal (INTTP0CC0) is generated each time the specified number of edges have been counted. The TOP00 pin cannot be used.

Usually, the TP0CCR1 register is not used in the external event count mode.





Figure 7-9. Configuration in External Event Count Mode





When the TP0CE bit is set to 1, the value of the 16-bit counter is cleared from FFFFH to 0000H. The counter counts each time the valid edge of external event count input is detected. Additionally, the set value of the TP0CCR0 register is transferred to the CCR0 buffer register.

When the count value of the 16-bit counter matches the value of the CCR0 buffer register, the 16-bit counter is cleared to 0000H, and a compare match interrupt request signal (INTTPOCC0) is generated.

The INTTP0CC0 signal is generated each time the valid edge of the external event count input has been detected (set value of TP0CCR0 register + 1) times.

Figure 7-11. Register Setting for Operation in External Event Count Mode (1/2)




Figure 7-11. Register Setting for Operation in External Event Count Mode (2/2)

(e) TMP0 counter read buffer register (TP0CNT)

The count value of the 16-bit counter can be read by reading the TP0CNT register.

(f) TMP0 capture/compare register 0 (TP0CCR0)

If D_0 is set to the TP0CCR0 register, the counter is cleared and a compare match interrupt request signal (INTTP0CC0) is generated when the number of external event counts reaches ($D_0 + 1$).

(g) TMP0 capture/compare register 1 (TP0CCR1)


Usually, the TP0CCR1 register is not used in the external event count mode. However, the set value of the TP0CCR1 register is transferred to the CCR1 buffer register. When the count value of the 16-bit counter matches the value of the CCR1 buffer register, a compare match interrupt request signal (INTTP0CC1) is generated.

Therefore, mask the interrupt signal by using the interrupt mask flag (TP0CCMK1).

Remark TMP0 I/O control register 1 (TP0IOC1) and TMP0 option register 0 (TP0OPT0) are not used in the external event count mode.

(1) External event count mode operation flow

Figure 7-12. Flow of Software Processing in External Event Count Mode




(2) Operation timing in external event count mode

(a) Operation if TP0CCR0 register is cleared to 0000H


If the TP0CCR0 register is cleared to 0000H, the INTTP0CC0 signal is generated each time the valid signal of the external event count signal has been detected.

The 16-bit counter is always 0000H.



(b) Operation if TP0CCR0 register is set to FFFFH


If the TP0CCR0 register is set to FFFFH, the 16-bit counter counts to FFFFH each time the valid edge of the external event count signal has been detected. The 16-bit counter is cleared to 0000H in synchronization with the next count-up timing, and the INTTP0CC0 signal is generated. At this time, the TP0OPT0.TP0OVF bit is not set.



(c) Notes on rewriting the TP0CCR0 register

To change the value of the TP0CCR0 register to a smaller value, stop counting once and then change the set value.

If the value of the TP0CCR0 register is rewritten to a smaller value during counting, the 16-bit counter may overflow.



If the value of the TP0CCR0 register is changed from D_1 to D_2 while the count value is greater than D_2 but less than D_1 , the count value is transferred to the CCR0 buffer register as soon as the TP0CCR0 register has been rewritten. Consequently, the value that is compared with the 16-bit counter is D_2 .

Because the count value has already exceeded D_2 , however, the 16-bit counter counts up to FFFFH, overflows, and then counts up again from 0000H. When the count value matches D_2 , the INTTP0CC0 signal is generated.

Therefore, the INTTP0CC0 signal may not be generated at the valid edge count of " $(D_1 + 1)$ times" or " $(D_2 + 1)$ times" originally expected, but may be generated at the valid edge count of " $(10000H + D_2 + 1)$ times".

(d) Operation of TP0CCR1 register

TP0CCR1 register Output -⊚ TOP01 pin CCR1 buffer register controller Match signal ► INTTP0CC1 signal Clear Edge TIP00 pin 16-bit counter detector Match signal ► INTTP0CC0 signal TP0CE bit CCR0 buffer register TP0CCR0 register

Figure 7-13. Configuration of TP0CCR1 Register

If the set value of the TP0CCR1 register is smaller than the set value of the TP0CCR0 register, the INTTP0CC1 signal is generated once per cycle. At the same time, the output signal of the TOP01 pin is inverted.




Figure 7-14. Timing Chart When D₀₁ ≥ D₁₁

If the set value of the TP0CCR1 register is greater than the set value of the TP0CCR0 register, the INTTP0CC1 signal is not generated because the count value of the 16-bit counter and the value of the TP0CCR1 register do not match. Nor is the output signal of the TOP01 pin changed.




Figure 7-15. Timing Chart When D₀₁ < D₁₁

7.5.3 External trigger pulse output mode (TP0MD2 to TP0MD0 bits = 010)

In the external trigger pulse output mode, 16-bit timer/event counter P waits for a trigger when the TP0CTL0.TP0CE bit is set to 1. When the valid edge of an external trigger input signal is detected, 16-bit timer/event counter P starts counting, and outputs a PWM waveform from the TOP01 pin.

Pulses can also be output by generating a software trigger instead of using the external trigger. When using a software trigger, a square wave that has one cycle of the PWM waveform as half its cycle can also be output from the TOP00 pin.




Figure 7-16. Configuration in External Trigger Pulse Output Mode




Figure 7-17. Basic Timing in External Trigger Pulse Output Mode

16-bit timer/event counter P waits for a trigger when the TP0CE bit is set to 1. When the trigger is generated, the 16-bit counter is cleared from FFFFH to 0000H, starts counting at the same time, and outputs a PWM waveform from the TOP01 pin.

If the trigger is generated again while the counter is operating, the counter is cleared to 0000H and restarted.

The active level width, cycle, and duty factor of the PWM waveform can be calculated as follows.

Active level width = (Set value of TP0CCR1 register) × Count clock cycle

Cycle = (Set value of TP0CCR0 register + 1) × Count clock cycle

Duty factor = (Set value of TP0CCR1 register)/(Set value of TP0CCR0 register + 1)

The compare match interrupt request signal INTTPOCC0 is generated when the 16-bit counter counts next time after its count value matches the value of the CCR0 buffer register, and the 16-bit counter is cleared to 0000H. The compare match interrupt request signal INTTPOCC1 is generated when the count value of the 16-bit counter matches the value of the CCR1 buffer register.

The value set to the TP0CCRa register is transferred to the CCRa buffer register when the count value of the 16-bit counter matches the value of the CCRa buffer register and the 16-bit counter is cleared to 0000H.

The valid edge of an external trigger input signal, or setting the software trigger (TP0CTL1.TP0EST bit) to 1 is used as the trigger.

Remark a = 0, 1

Figure 7-18. Setting of Registers in External Trigger Pulse Output Mode (1/2)





Figure 7-18. Setting of Registers in External Trigger Pulse Output Mode (2/2)

(d) TMP0 I/O control register 2 (TP0IOC2)



(e) TMP0 counter read buffer register (TP0CNT)

The value of the 16-bit counter can be read by reading the TP0CNT register.

(f) TMP0 capture/compare registers 0 and 1 (TP0CCR0 and TP0CCR1)


If D_0 is set to the TP0CCR0 register and D_1 to the TP0CCR1 register, the cycle and active level of the PWM waveform are as follows.

$$\label{eq:cycle} \begin{split} & Cycle = (D_0 + 1) \times Count \ clock \ cycle \\ & Active \ level \ width = D_1 \times Count \ clock \ cycle \end{split}$$

Remark TMP0 I/O control register 1 (TP0IOC1) and TMP0 option register 0 (TP0OPT0) are not used in the external trigger pulse output mode.

(1) Operation flow in external trigger pulse output mode

Figure 7-19. Software Processing Flow in External Trigger Pulse Output Mode (1/2)







Figure 7-19. Software Processing Flow in External Trigger Pulse Output Mode (2/2)

(2) External trigger pulse output mode operation timing

(a) Note on changing pulse width during operation

To change the PWM waveform while the counter is operating, write the TP0CCR1 register last.

Rewrite the TP0CCRa register after writing the TP0CCR1 register after the INTTP0CC0 signal is detected.



In order to transfer data from the TP0CCRa register to the CCRa buffer register, the TP0CCR1 register must be written.

To change both the cycle and active level width of the PWM waveform at this time, first set the cycle to the TP0CCR0 register and then set the active level width to the TP0CCR1 register.

To change only the cycle of the PWM waveform, first set the cycle to the TP0CCR0 register, and then write the same value to the TP0CCR1 register.

To change only the active level width (duty factor) of the PWM waveform, only the TP0CCR1 register has to be set.


After data is written to the TP0CCR1 register, the value written to the TP0CCRa register is transferred to the CCRa buffer register in synchronization with clearing of the 16-bit counter, and is used as the value compared with the 16-bit counter.

To write the TP0CCR0 or TP0CCR1 register again after writing the TP0CCR1 register once, do so after the INTTP0CC0 signal is generated. Otherwise, the value of the CCRa buffer register may become undefined because the timing of transferring data from the TP0CCRa register to the CCRa buffer register conflicts with writing the TP0CCRa register.


Remark a = 0, 1

(b) 0%/100% output of PWM waveform

To output a 0% waveform, clear the TP0CCR1 register to 0000H. If the set value of the TP0CCR0 register is FFFFH, the INTTP0CC1 signal is generated periodically.




To output a 100% waveform, set a value of (set value of TP0CCR0 register + 1) to the TP0CCR1 register. If the set value of the TP0CCR0 register is FFFFH, 100% output cannot be produced.




(c) Conflict between trigger detection and match with TP0CCR1 register

If the trigger is detected immediately after the INTTPOCC1 signal is generated, the 16-bit counter is immediately cleared to 0000H, the output signal of the TOP01 pin is asserted, and the counter continues counting. Consequently, the inactive period of the PWM waveform is shortened.




If the trigger is detected immediately before the INTTPOCC1 signal is generated, the INTTPOCC1 signal is not generated, and the 16-bit counter is cleared to 0000H and continues counting. The output signal of the TOP01 pin remains active. Consequently, the active period of the PWM waveform is extended.




(d) Conflict between trigger detection and match with TP0CCR0 register

If the trigger is detected immediately after the INTTPOCCO signal is generated, the 16-bit counter is cleared to 0000H and continues counting up. Therefore, the active period of the TOP01 pin is extended by time from generation of the INTTPOCCO signal to trigger detection.




If the trigger is detected immediately before the INTTPOCC0 signal is generated, the INTTPOCC0 signal is not generated. The 16-bit counter is cleared to 0000H, the TOP01 pin is asserted, and the counter continues counting. Consequently, the inactive period of the PWM waveform is shortened.



(e) Generation timing of compare match interrupt request signal (INTTP0CC1)

The timing of generation of the INTTPOCC1 signal in the external trigger pulse output mode differs from the timing of other INTTPOCC1 signals; the INTTPOCC1 signal is generated when the count value of the 16-bit counter matches the value of the TPOCCR1 register.



Usually, the INTTP0CC1 signal is generated in synchronization with the next count up, after the count value of the 16-bit counter matches the value of the TP0CCR1 register.

In the external trigger pulse output mode, however, it is generated one clock earlier. This is because the timing is changed to match the timing of changing the output signal of the TOP01 pin.

7.5.4 One-shot pulse output mode (TP0MD2 to TP0MD0 bits = 011)

In the one-shot pulse output mode, 16-bit timer/event counter P waits for a trigger when the TP0CTL0.TP0CE bit is set to 1. When the valid edge of an external trigger input is detected, 16-bit timer/event counter P starts counting, and outputs a one-shot pulse from the TOP01 pin.

Instead of the external trigger, a software trigger can also be generated to output the pulse. When the software trigger is used, the TOP00 pin outputs the active level while the 16-bit counter is counting, and the inactive level when the counter is stopped (waiting for a trigger).




Figure 7-20. Configuration in One-Shot Pulse Output Mode




Figure 7-21. Basic Timing in One-Shot Pulse Output Mode

When the TPOCE bit is set to 1, 16-bit timer/event counter P waits for a trigger. When the trigger is generated, the 16-bit counter is cleared from FFFFH to 0000H, starts counting, and outputs a one-shot pulse from the TOP01 pin. After the one-shot pulse is output, the 16-bit counter is set to FFFFH, stops counting, and waits for a trigger. If a trigger is generated again while the one-shot pulse is being output, it is ignored.

The output delay period and active level width of the one-shot pulse can be calculated as follows.

Output delay period = (Set value of TP0CCR1 register) × Count clock cycle

Active level width = (Set value of TP0CCR0 register – Set value of TP0CCR1 register + 1) × Count clock cycle

The compare match interrupt request signal INTTP0CC0 is generated when the 16-bit counter counts after its count value matches the value of the CCR0 buffer register. The compare match interrupt request signal INTTP0CC1 is generated when the count value of the 16-bit counter matches the value of the CCR1 buffer register.

The valid edge of an external trigger input or setting the software trigger (TP0CTL1.TP0EST bit) to 1 is used as the trigger.

Figure 7-22. Setting of Registers in One-Shot Pulse Output Mode (1/2)





Figure 7-22. Setting of Registers in One-Shot Pulse Output Mode (2/2)

(d) TMP0 I/O control register 2 (TP0IOC2)



(e) TMP0 counter read buffer register (TP0CNT)

The value of the 16-bit counter can be read by reading the TP0CNT register.

(f) TMP0 capture/compare registers 0 and 1 (TP0CCR0 and TP0CCR1)

If D_0 is set to the TP0CCR0 register and D_1 to the TP0CCR1 register, the active level width and output delay period of the one-shot pulse are as follows.


Active level width = $(D_1 - D_0 + 1) \times Count clock cycle$

Output delay period = $D_1 \times Count$ clock cycle

Remark TMP0 I/O control register 1 (TP0IOC1) and TMP0 option register 0 (TP0OPT0) are not used in the one-shot pulse output mode.

(1) Operation flow in one-shot pulse output mode

Figure 7-23. Software Processing Flow in One-Shot Pulse Output Mode




(2) Operation timing in one-shot pulse output mode

(a) Note on rewriting TP0CCRa register

To change the set value of the TP0CCRa register to a smaller value, stop counting once, and then change the set value.

If the value of the TPOCCRa register is rewritten to a smaller value during counting, the 16-bit counter may overflow.




When the TP0CCR0 register is rewritten from D_{00} to D_{01} and the TP0CCR1 register from D_{10} to D_{11} where $D_{00} > D_{01}$ and $D_{10} > D_{11}$, if the TP0CCR1 register is rewritten when the count value of the 16-bit counter is greater than D_{11} and less than D_{10} and if the TP0CCR0 register is rewritten when the count value is greater than D_{01} and less than D_{00} , each set value is reflected as soon as the register has been rewritten and compared with the count value. The counter counts up to FFFFH and then counts up again from 0000H. When the count value matches D_{11} , the counter generates the INTTP0CC1 signal and asserts the TOP01 pin. When the count value matches D_{01} , the counter generates the INTTP0CC0 signal, deasserts the TOP01 pin, and stops counting.

Therefore, the counter may output a pulse with a delay period or active period different from that of the one-shot pulse that is originally expected.

Remark a = 0, 1

(b) Generation timing of compare match interrupt request signal (INTTP0CC1)

The generation timing of the INTTPOCC1 signal in the one-shot pulse output mode is different from other INTTPOCC1 signals; the INTTPOCC1 signal is generated when the count value of the 16-bit counter matches the value of the TPOCCR1 register.



Usually, the INTTP0CC1 signal is generated when the 16-bit counter counts up next time after its count value matches the value of the TP0CCR1 register.

In the one-shot pulse output mode, however, it is generated one clock earlier. This is because the timing is changed to match the change timing of the TOP01 pin.

7.5.5 PWM output mode (TP0MD2 to TP0MD0 bits = 100)

In the PWM output mode, a PWM waveform is output from the TOP01 pin when the TP0CTL0.TP0CE bit is set to 1. In addition, a pulse with one cycle of the PWM waveform as half its cycle is output from the TOP00 pin.




Figure 7-24. Configuration in PWM Output Mode




Figure 7-25. Basic Timing in PWM Output Mode

When the TP0CE bit is set to 1, the 16-bit counter is cleared from FFFFH to 0000H, starts counting, and outputs a PWM waveform from the TOP01 pin.

The active level width, cycle, and duty factor of the PWM waveform can be calculated as follows.

Active level width = (Set value of TP0CCR1 register) × Count clock cycle

Cycle = (Set value of TP0CCR0 register + 1) × Count clock cycle

Duty factor = (Set value of TP0CCR1 register)/(Set value of TP0CCR0 register + 1)

The PWM waveform can be changed by rewriting the TP0CCRa register while the counter is operating. The newly written value is reflected when the count value of the 16-bit counter matches the value of the CCR0 buffer register and the 16-bit counter is cleared to 0000H.

The compare match interrupt request signal INTTP0CC0 is generated when the 16-bit counter counts next time after its count value matches the value of the CCR0 buffer register, and the 16-bit counter is cleared to 0000H. The compare match interrupt request signal INTTP0CC1 is generated when the count value of the 16-bit counter matches the value of the CCR1 buffer register.

The value set to the TP0CCRa register is transferred to the CCRa buffer register when the count value of the 16-bit counter matches the value of the CCRa buffer register and the 16-bit counter is cleared to 0000H.

Remark a = 0, 1

Figure 7-26. Register Setting in PWM Output Mode (1/2)





Figure 7-26. Register Setting in PWM Output Mode (2/2)

(d) TMP0 I/O control register 2 (TP0IOC2)



(e) TMP0 counter read buffer register (TP0CNT)

The value of the 16-bit counter can be read by reading the TP0CNT register.

(f) TMP0 capture/compare registers 0 and 1 (TP0CCR0 and TP0CCR1)


If D_0 is set to the TP0CCR0 register and D_1 to the TP0CCR1 register, the cycle and active level of the PWM waveform are as follows.

$$\label{eq:cycle} \begin{split} & \text{Cycle} = (D_0 + 1) \times \text{Count clock cycle} \\ & \text{Active level width} = D_1 \times \text{Count clock cycle} \end{split}$$

Remark TMP0 I/O control register 1 (TP0IOC1) and TMP0 option register 0 (TP0OPT0) are not used in the PWM output mode.

(1) Operation flow in PWM output mode

Figure 7-27. Software Processing Flow in PWM Output Mode (1/2)



<3> TP0CCR0, TP0CCR1 register <1> Count operation start flow setting change flow Only writing of the TP0CCR1 **START** register must be performed when the set duty factor is changed. When the counter is cleared after setting, the Setting of TP0CCR1 register value of compare register a Initial setting of these is transferred to the CCRa Register initial setting registers is performed buffer register. TP0CTL0 register before setting the (TP0CKS0 to TP0CKS2 bits) TP0CE bit to 1. TP0CTL1 register, TP0IOC0 register, TP0IOC2 register, TP0CCR0 register, TP0CCR1 register <4> TP0CCR0, TP0CCR1 register setting change flow The TP0CKS0 to TP0CKS2 bits can be set at the same time TP0CE bit = 1when counting is When the counter is enabled (TP0CE bit = 1). cleared after setting, Setting of TP0CCR0 register the value of compare register a is transferred to the CCRa buffer register. Setting of TP0CCR1 register <2> TP0CCR0, TP0CCR1 register setting change flow <5> Count operation stop flow TP0CCR1 write TP0CE bit = 0Counting is stopped. Setting of TP0CCR0 register processing is necessary only when the set cycle is changed. When the counter is STOP Setting of TP0CCR1 register cleared after setting, the value of the TP0CCRa register is transferred to the CCRa buffer register. **Remark** a = 0, 1


Figure 7-27. Software Processing Flow in PWM Output Mode (2/2)

(2) PWM output mode operation timing

(a) Changing pulse width during operation

To change the PWM waveform while the counter is operating, write the TP0CCR1 register last.

Rewrite the TP0CCRa register after writing the TP0CCR1 register after the INTTP0CC1 signal is detected.



To transfer data from the TP0CCRa register to the CCRa buffer register, the TP0CCR1 register must be written.

To change both the cycle and active level of the PWM waveform at this time, first set the cycle to the TP0CCR0 register and then set the active level to the TP0CCR1 register.

To change only the cycle of the PWM waveform, first set the cycle to the TP0CCR0 register, and then write the same value to the TP0CCR1 register.

To change only the active level width (duty factor) of the PWM waveform, only the TP0CCR1 register has to be set.


After data is written to the TP0CCR1 register, the value written to the TP0CCRa register is transferred to the CCRa buffer register in synchronization with clearing of the 16-bit counter, and is used as the value compared with the 16-bit counter.

To write the TP0CCR0 or TP0CCR1 register again after writing the TP0CCR1 register once, do so after the INTTP0CC0 signal is generated. Otherwise, the value of the CCRa buffer register may become undefined because the timing of transferring data from the TP0CCRa register to the CCRa buffer register conflicts with writing the TP0CCRa register.


Remark a = 0, 1

(b) 0%/100% output of PWM waveform

To output a 0% waveform, set the TPOCCR1 register to 0000H. If the set value of the TPOCCR0 register is FFFFH, the INTTPOCC1 signal is generated periodically.




To output a 100% waveform, set a value of (set value of TP0CCR0 register + 1) to the TP0CCR1 register. If the set value of the TP0CCR0 register is FFFFH, 100% output cannot be produced.



(c) Generation timing of compare match interrupt request signal (INTTP0CC1)

The timing of generation of the INTTPOCC1 signal in the PWM output mode differs from the timing of other INTTPOCC1 signals; the INTTPOCC1 signal is generated when the count value of the 16-bit counter matches the value of the TPOCCR1 register.



Usually, the INTTP0CC1 signal is generated in synchronization with the next counting up after the count value of the 16-bit counter matches the value of the TP0CCR1 register.

In the PWM output mode, however, it is generated one clock earlier. This is because the timing is changed to match the change timing of the output signal of the TOP01 pin.

7.5.6 Free-running timer mode (TP0MD2 to TP0MD0 bits = 101)

In the free-running timer mode, 16-bit timer/event counter P starts counting when the TP0CTL0.TP0CE bit is set to 1. At this time, the TP0CCRa register can be used as a compare register or a capture register, depending on the setting of the TP0OPT0.TP0CCS0 and TP0OPT0.TP0CCS1 bits.




Figure 7-28. Configuration in Free-Running Timer Mode

When the TP0CE bit is set to 1, 16-bit timer/event counter P starts counting, and the output signals of the TOP00 and TOP01 pins are inverted. When the count value of the 16-bit counter later matches the set value of the TP0CCRa register, a compare match interrupt request signal (INTTP0CCa) is generated, and the output signal of the TOP0a pin is inverted.

The 16-bit counter continues counting in synchronization with the count clock. When it counts up to FFFFH, it generates an overflow interrupt request signal (INTTP0OV) at the next clock, is cleared to 0000H, and continues counting. At this time, the overflow flag (TP0OPT0.TP0OVF bit) is also set to 1. Clear the overflow flag to 0 by executing the CLR instruction by software.

The TPOCCRa register can be rewritten while the counter is operating. If it is rewritten, the new value is reflected at that time, and compared with the count value.




Figure 7-29. Basic Timing in Free-Running Timer Mode (Compare Function)

When the TP0CE bit is set to 1, the 16-bit counter starts counting. When the valid edge input to the TIP0a pin is detected, the count value of the 16-bit counter is stored in the TP0CCRa register, and a capture interrupt request signal (INTTP0CCa) is generated.

The 16-bit counter continues counting in synchronization with the count clock. When it counts up to FFFFH, it generates an overflow interrupt request signal (INTTP0OV) at the next clock, is cleared to 0000H, and continues counting. At this time, the overflow flag (TP0OPT0.TP0OVF bit) is also set to 1. Clear the overflow flag to 0 by executing the CLR instruction by software.




Figure 7-30. Basic Timing in Free-Running Timer Mode (Capture Function)

Figure 7-31. Register Setting in Free-Running Timer Mode (1/2)





Figure 7-31. Register Setting in Free-Running Timer Mode (2/2)



- (1) Operation flow in free-running timer mode
 - (a) When using capture/compare register as compare register

Figure 7-32. Software Processing Flow in Free-Running Timer Mode (Compare Function) (1/2)





Figure 7-32. Software Processing Flow in Free-Running Timer Mode (Compare Function) (2/2)



(b) When using capture/compare register as capture register

Figure 7-33. Software Processing Flow in Free-Running Timer Mode (Capture Function) (1/2)






Figure 7-33. Software Processing Flow in Free-Running Timer Mode (Capture Function) (2/2)



(2) Operation timing in free-running timer mode

(a) Interval operation with compare register

When 16-bit timer/event counter P is used as an interval timer with the TP0CCRa register used as a compare register, software processing is necessary for setting a comparison value to generate the next interrupt request signal each time the INTTP0CCa signal has been detected.



When performing an interval operation in the free-running timer mode, two intervals can be set with one channel.

To perform the interval operation, the value of the corresponding TP0CCRa register must be re-set in the interrupt servicing that is executed when the INTTP0CCa signal is detected.

The set value for re-setting the TP0CCRa register can be calculated by the following expression, where "Da" is the interval period.

Compare register default value: Da - 1


Value set to compare register second and subsequent time: Previous set value + Da

(If the calculation result is greater than FFFFH, subtract 10000H from the result and set this value to the register.)

Remark a = 0, 1

(b) Pulse width measurement with capture register

When pulse width measurement is performed with the TP0CCRa register used as a capture register, software processing is necessary for reading the capture register each time the INTTP0CCa signal has been detected and for calculating an interval.




When executing pulse width measurement in the free-running timer mode, two pulse widths can be measured with one channel.

To measure a pulse width, the pulse width can be calculated by reading the value of the TP0CCRa register in synchronization with the INTTP0CCa signal, and calculating the difference between the read value and the previously read value.

Remark a = 0, 1

(c) Processing of overflow when two capture registers are used

Care must be exercised in processing the overflow flag when two capture registers are used. First, an example of incorrect processing is shown below.



The following problem may occur when two pulse widths are measured in the free-running timer mode.

- <1> Read the TP0CCR0 register (setting of the default value of the TIP00 pin input).
- <2> Read the TP0CCR1 register (setting of the default value of the TIP01 pin input).
- <3> Read the TP0CCR0 register.

Read the overflow flag. If the overflow flag is 1, clear it to 0.

Because the overflow flag is 1, the pulse width can be calculated by $(10000H + D_{01} - D_{00})$.

<4> Read the TP0CCR1 register.


Read the overflow flag. Because the flag is cleared in <3>, 0 is read.


Because the overflow flag is 0, the pulse width can be calculated by $(D_{11}-D_{10})$ (incorrect).

When two capture registers are used, and if the overflow flag is cleared to 0 by one capture register, the other capture register may not obtain the correct pulse width.

Use software when using two capture registers. An example of how to use software is shown below.








Note The TP0OVF0 and TP0OVF1 flags are set on the internal RAM by software.

- <1> Read the TP0CCR0 register (setting of the default value of the TIP00 pin input).
- <2> Read the TP0CCR1 register (setting of the default value of the TIP01 pin input).
- <3> An overflow occurs. Set the TP0OVF0 and TP0OVF1 flags to 1 in the overflow interrupt servicing, and clear the overflow flag to 0.
- <4> Read the TP0CCR0 register.
 - Read the TP0OVF0 flag. If the TP0OVF0 flag is 1, clear it to 0.
 - Because the TP0OVF0 flag is 1, the pulse width can be calculated by $(10000H + D_{01} D_{00})$.
- <5> Read the TP0CCR1 register.
 - Read the TP0OVF1 flag. If the TP0OVF1 flag is 1, clear it to 0 (the TP0OVF0 flag is cleared in <4>, and the TP0OVF1 flag remains 1).
 - Because the TP0OVF1 flag is 1, the pulse width can be calculated by $(10000H + D_{11} D_{10})$ (correct).
- <6> Same as <3>







Note The TP0OVF0 and TP0OVF1 flags are set on the internal RAM by software.

- <1> Read the TP0CCR0 register (setting of the default value of the TIP00 pin input).
- <2> Read the TP0CCR1 register (setting of the default value of the TIP01 pin input).
- <3> An overflow occurs. Nothing is done by software.
- <4> Read the TP0CCR0 register.

Read the overflow flag. If the overflow flag is 1, set only the TP0OVF1 flag to 1, and clear the overflow flag to 0.

Because the overflow flag is 1, the pulse width can be calculated by $(10000H + D_{01} - D_{00})$.

<5> Read the TP0CCR1 register.

Read the overflow flag. Because the overflow flag is cleared in <4>, 0 is read.


Read the TP0OVF1 flag. If the TP0OVF1 flag is 1, clear it to 0.

Because the TP0OVF1 flag is 1, the pulse width can be calculated by $(10000H + D_{11} - D_{10})$ (correct).

<6> Same as <3>

(d) Processing of overflow if capture trigger interval is long

If the pulse width is greater than one cycle of the 16-bit counter, care must be exercised because an overflow may occur more than once from the first capture trigger to the next. First, an example of incorrect processing is shown below.



The following problem may occur when long pulse width is measured in the free-running timer mode.

- <1> Read the TP0CCRa register (setting of the default value of the TIP0a pin input).
- <2> An overflow occurs. Nothing is done by software.
- <3> An overflow occurs a second time. Nothing is done by software.
- <4> Read the TP0CCRa register.


Read the overflow flag. If the overflow flag is 1, clear it to 0.

Because the overflow flag is 1, the pulse width can be calculated by $(10000H + D_{a1} - D_{a0})$ (incorrect).

Actually, the pulse width must be (20000H + Da1 - Da0) because an overflow occurs twice.

If an overflow occurs twice or more when the capture trigger interval is long, the correct pulse width may not be obtained.

If the capture trigger interval is long, slow the count clock to lengthen one cycle of the 16-bit counter, or use software. An example of how to use software is shown next.



Note The overflow counter is set arbitrarily by software on the internal RAM.

- <1> Read the TP0CCRa register (setting of the default value of the TIP0a pin input).
- <2> An overflow occurs. Increment the overflow counter and clear the overflow flag to 0 in the overflow interrupt servicing.
- <3> An overflow occurs a second time. Increment (+1) the overflow counter and clear the overflow flag to 0 in the overflow interrupt servicing.
- <4> Read the TP0CCRa register.


Read the overflow counter.

 \rightarrow When the overflow counter is "N", the pulse width can be calculated by (N \times 10000H + D_{a1} - D_{a0}).

In this example, the pulse width is $(20000H + D_{a1} - D_{a0})$ because an overflow occurs twice. Clear the overflow counter (0H).

(e) Clearing overflow flag

The overflow flag can be cleared to 0 by clearing the TP0OVF bit to 0 with the CLR instruction and by writing 8-bit data (bit 0 is 0) to the TP0OPT0 register. To accurately detect an overflow, read the TP0OVF bit when it is 1, and then clear the overflow flag by using a bit manipulation instruction.



To clear the overflow flag to 0, read the overflow flag to check if it is set to 1, and clear it with the CLR instruction. If 0 is written to the overflow flag without checking if the flag is 1, the set information of overflow may be erased by writing 0 ((ii) in the above chart). Therefore, software may judge that no overflow has occurred even when an overflow actually has occurred.

If execution of the CLR instruction conflicts with occurrence of an overflow when the overflow flag is cleared to 0 with the CLR instruction, the overflow flag remains set even after execution of the clear instruction.

7.5.7 Pulse width measurement mode (TP0MD2 to TP0MD0 bits = 110)

In the pulse width measurement mode, 16-bit timer/event counter P starts counting when the TP0CTL0.TP0CE bit is set to 1. Each time the valid edge input to the TIP0a pin has been detected, the count value of the 16-bit counter is stored in the TP0CCRa register, and the 16-bit counter is cleared to 0000H.

The interval of the valid edge can be measured by reading the TP0CCRa register after a capture interrupt request signal (INTTP0CCa) occurs.

Select either the TIP00 or TIP01 pin as the capture trigger input pin. Specify "No edge detected" by using the TP0IOC1 register for the unused pins.

When an external clock is used as the count clock, measure the pulse width of the TIP01 pin because the external clock is fixed to the TIP00 pin. At this time, clear the TP0IOC1.TP0IS1 and TP0IOC1.TP0IS0 bits to 00 (capture trigger input (TIP00 pin): No edge detected).




Figure 7-34. Configuration in Pulse Width Measurement Mode




Figure 7-35. Basic Timing in Pulse Width Measurement Mode

When the TP0CE bit is set to 1, the 16-bit counter starts counting. When the valid edge input to the TIP0a pin is later detected, the count value of the 16-bit counter is stored in the TP0CCRa register, the 16-bit counter is cleared to 0000H, and a capture interrupt request signal (INTTP0CCa) is generated.

The pulse width is calculated as follows.

First pulse width = $(D_0 + 1) \times Count clock cycle$ Second and subsequent pulse width = $(D_N - D_{N-1}) \times Count clock cycle$

If the valid edge is not input to the TIP0a pin even when the 16-bit counter counted up to FFFFH, an overflow interrupt request signal (INTTP0OV) is generated at the next count clock, and the counter is cleared to 0000H and continues counting. At this time, the overflow flag (TP0OPT0.TP0OVF bit) is also set to 1. Clear the overflow flag to 0 by executing the CLR instruction via software.

If the overflow flag is set to 1, the pulse width can be calculated as follows.

First pulse width = $(D_0 + 10001H) \times Count clock cycle$ Second pulse width and on = $(10000H + D_N - D_{N-1}) \times Count clock cycle$

Remark a = 0, 1

Figure 7-36. Register Setting in Pulse Width Measurement Mode (1/2)




Figure 7-36. Register Setting in Pulse Width Measurement Mode (2/2)

(e) TMP0 option register 0 (TP0OPT0)

TP0CCS1 TP0CCS0 TP0OVF
TP0OPT0 0 0 0 0 0 0 0 0/1
Overflow flag

(f) TMP0 counter read buffer register (TP0CNT)

The value of the 16-bit counter can be read by reading the TP0CNT register.

(g) TMP0 capture/compare registers 0 and 1 (TP0CCR0 and TP0CCR1)


These registers store the count value of the 16-bit counter when the valid edge input to the TIP0a pin is detected.

Remarks 1. TMP0 I/O control register 0 (TP0IOC0) is not used in the pulse width measurement mode.

2. a = 0, 1

(1) Operation flow in pulse width measurement mode


Figure 7-37. Software Processing Flow in Pulse Width Measurement Mode



(2) Operation timing in pulse width measurement mode

(a) Clearing overflow flag

The overflow flag can be cleared to 0 by clearing the TP0OVF bit to 0 with the CLR instruction and by writing 8-bit data (bit 0 is 0) to the TP0OPT0 register. To accurately detect an overflow, read the TP0OVF bit when it is 1, and then clear the overflow flag by using a bit manipulation instruction.



To clear the overflow flag to 0, read the overflow flag to check if it is set to 1, and clear it with the CLR instruction. If 0 is written to the overflow flag without checking if the flag is 1, the set information of overflow may be erased by writing 0 ((ii) in the above chart). Therefore, software may judge that no overflow has occurred even when an overflow actually has occurred.

If execution of the CLR instruction conflicts with occurrence of an overflow when the overflow flag is cleared to 0 with the CLR instruction, the overflow flag remains set even after execution of the clear instruction.

7.5.8 Timer output operations

The following table shows the operations and output levels of the TOP00 and TOP01 pins.

Table 7-4. Timer Output Control in Each Mode

Operation Mode	TOP01 Pin	TOP00 Pin
Interval timer mode	Square wave output	
External event count mode	Square wave output	-
External trigger pulse output mode	External trigger pulse output	Square wave output
One-shot pulse output mode	One-shot pulse output	
PWM output mode	PWM output	
Free-running timer mode	Square wave output (only when compare function is used)	
Pulse width measurement mode	-	-

Table 7-5. Truth Table of TOP00 and TOP01 Pins Under Control of Timer Output Control Bits

TP0IOC0.TP0OLa Bit	TP0IOC0.TP0OEa Bit	TP0CTL0.TP0CE Bit	Level of TOP0a Pin	
0	0	×	Low-level output	
	1	0	Low-level output	
		1	Low level immediately before counting, high level after counting is started	
1	0	×	High-level output	
	1	0	High-level output	
		1	High level immediately before counting, low level after counting is started	

Remark a = 0, 1

7.6 Eliminating Noise on Capture Trigger Input Pin (TIP0a)

The TIP0a pin has a digital noise eliminator.

However, this circuit is valid only when the pin is used as a capture trigger input pin; it is invalid when the pin is used as an external event count input pin or external trigger input pin.

Digital noise can be eliminated by specifying the alternate function of the TIP0a pin using the PMC3, PFC3, and PFCE3 registers.

The number of times of sampling can be selected from three or two by using the PaNFC.PaNFSTS bit. The sampling clock can be selected from fxx, fxx/2, fxx/4, fxx/16, fxx/32, or fxx/64, by using the PaNFC.PaNFC2 to PaNFC.PaNFC0 bits.

(1) TIP0a noise elimination control register (PaNFC)

This register is used to select the sampling clock and the number of times of sampling for eliminating digital noise.

This register can be read or written in 8-bit or 1-bit units.

Reset input clears this register to 00H.

After reset: 00H		R/W	Address: F	PONFC FFF	FFFB00H, I	P1NFC FFF	FFFB04H	
	7	6	5	4	3	2	1	0
PaNFC	0	PaNFSTS	0	0	0	PaNFC2	PaNFC1	PaNFC0
(a = 0, 1)								

PaNFSTS	Setting of number of times of sampling for eliminating digital noise			
0	Number of times of sampling = 3			
1	Number of times of sampling = 2			

PaNFC2	PaNFC1	PaNFC0	Sampling clock selection
0	0	0	fxx
0	0	1	fxx/2
0	1	0	fxx/4
0	1	1	fxx/16
1	0	0	fxx/32
1	0	1	fxx/64
Other than above		ve	Setting prohibited

Cautions 1. Enable starting the 16-bit counter of TMP0 (TP0CTL.TP0CE bit = 1) after the lapse of the sampling clock period × number of times of sampling.

2. Be sure to clear bits 7, 5 to 3 to 0.

<Setting procedure>

- <1> Select the number of times of sampling and the sampling clock by using the PaNFC register.
- <2> Select the alternate function (of the TIP0a pin) by using the PMC3, PFC3, and PFCE3 registers.
- <3> Set the operating mode of TMP0 (such as the capture mode or the valid edge of the capture trigger).
- <4> Enable the TMP0 count operation.

<Noise elimination width>

The digital noise elimination width (twTIPa) is as follows, where T is the sampling clock period and M is the number of times of sampling.

twTIPa < (M − 1)T: Accurately eliminated as noise

• $(M-1)T \le tw_{TIPa} < MT$: Eliminated as noise or detected as valid edge

• twTIPa ≥ MT: Accurately detected as valid edge

Therefore, a pulse width of MT or longer must be input so that the valid edge of the capture trigger input can be accurately detected.

CHAPTER 8 16-BIT TIMER/EVENT COUNTER 0

In the V850ES/KJ1, six channels of 16-bit timer/event counter 0 are provided.

8.1 Functions

16-bit timer/event counter 0n has the following functions (n = 0 to 5).

- Interval timer
 Generates an interrupt at predetermined time intervals.
- (2) PPG output

 Can output a rectangular wave with any frequency and any output pulse width.
- (3) Pulse width measurement

 Can measure the pulse width of a signal input from an external source.
- (4) External event counter

 Can measure the pulse width of a signal input from an external source.
- (5) Square-wave outputCan output a square wave of any frequency.
- (6) One-shot pulse output (16-bit timer/event counters 00, 01, 04 and 05 only) Can output a one-shot pulse with any output pulse width.

8.2 Configuration

16-bit timer/event counter 0n consists of the following hardware.

Table 8-1. Configuration of 16-Bit Timer/Event Counter 0n

Item	Configuration
Timer/counters	16-bit timer counter 0n × 1 (TM0n)
Registers	16-bit timer capture/compare register: 16 bits × 2 (CR0n0, CR0n1)
Timer inputs	2 (TI0n0, TI0n1 pins)
Timer outputs	1 (TO0n pin), output controller
Control registers ^{Note}	16-bit timer mode control register n (TMC0n) Capture/compare control register n (CRC0n) 16-bit timer output control register n (TOC0n) Prescaler mode register 0n (PRM0n)

Note To use the Tl0n0, Tl0n1, and TO0n pin functions, refer to Table 4-19 Settings When Port Pins Are Used for Alternate Functions.

Remark n = 0 to 5

The block diagram is shown below.





Figure 8-1. Block Diagram of 16-Bit Timer/Event Counter 0n

(1) 16-bit timer counter 0n (TM0n)

The TM0n register is a 16-bit read-only register that counts count pulses. The counter is incremented in synchronization with the rising edge of the input clock.



The count value is reset to 0000H in the following cases.

- <1> Reset
- <2> If the TMC0n.TMC0n3 and TMC0n.TMC0n2 bits are cleared (0)
- <3> If the valid edge of the Tl0n0 pin is input in the mode in which clear & start occurs when inputting the valid edge of the Tl0n0 pin
- <4> If the TM0n register and the CR0n0 register match each other in the mode in which clear & start occurs on a match between the TM0n register and the CR0n0 register
- <5> If the TOCon.OSPT0m bit is set (1) or if the valid edge of the Tl0k0 pin is input in the one-shot pulse output mode

Remark
$$n = 0 \text{ to } 5$$

 $m = 0, 1, 4, 5$
 $k = 4, 5$


(2) 16-bit timer capture/compare register 0n0 (CR0n0)

The CR0n0 register is a 16-bit register that combines capture register and compare register functions.

The CRC0n.CRC0n0 bit is used to set whether to use the CR0n0 register as a capture register or as a compare register.

The CR0n0 register can be read or written in 16-bit units.

After reset, this register is cleared to 0000H.



(a) When using the CR0n0 register as a compare register

The value set to the CR0n0 register and the count value set to the TM0n register are always compared and when these values match, an interrupt request signal (INTTM0n0) is generated. The values are retained until rewritten.

(b) When using the CR0n0 register as a capture register

The TM0n register count value is captured to the CR0n0 register by inputting a capture trigger.

The valid edge of the TI0n0 pin or TI0n1 pin can be selected as the capture trigger. The valid edge of the TI0n0 pin is set with the PRM0n.ESn01 and PRM0n.ESn00 bits. The valid edge of the TI0n1 pin is set with the PRM0n.ESn11 and PRM0n.ESn10 bits.

Table 8-2 shows the settings when the valid edge of the TI0n0 pin is specified as the capture trigger, and Table 8-3 shows the settings when the valid edge of the TI0n1 is specified as the capture trigger.

Table 8-2. Capture Trigger of CR0n0 Register and Valid Edge of Tl0n0 Pin

Capture Trigger of CR0n0	Valid Edge of Tl0n0 Pin		
		ESn01	ESn00
Falling edge	Rising edge	0	1
Rising edge	Falling edge	0	0
No capture operation	Both rising and falling edges	1	1

Remarks 1. n = 0 to 5

2. Setting the ESn01 and ESn00 bits to 10 is prohibited.

Table 8-3. Capture Trigger of CR0n0 Register and Valid Edge of Tl0n1 Pin

Capture Trigger of CR0n0	Valid Edge of Tl0n1 Pin		
		ESn11	ESn10
Falling edge	Falling edge	0	0
Rising edge	Rising edge	0	1
Both rising and falling edges	Both rising and falling edges	1	1

Remarks 1. n = 0 to 5

2. Setting the ESn11 and ESn10 bits to 10 is prohibited.


- Cautions 1. Set a value other than 0000H to the CR0n0 register in the mode in which clear & start occurs upon a match of the values of the TM0n register and CR0n0 register. However, if 0000H is set to the CR0n0 register in the free-running timer mode or the Tl0n0 pin valid edge clear & start mode, an interrupt request signal (INTTM0n0) is generated when the value changes from 0000H to 0001H after an overflow (FFFFH).
 - When the P33, P35, P613, P92, and P94 pins are used as the valid edges of Tl000, Tl010, Tl020, Tl030, and Tl051, they cannot be used as timer outputs (TO00 to TO03, TO05). Moreover, when used as TO00 to TO03 and TO05, these pins cannot be used as the valid edge of Tl000, Tl010, Tl020, Tl030, and Tl051.
 - 3. If, when the CR0n0 register is used as a capture register, the register read interval and capture trigger input conflict, the read data becomes undefined (but the capture data itself is normal). Moreover, when the count stop input and capture trigger input conflict, the capture data becomes undefined.
 - 4. The CR0n0 register cannot be rewritten during timer count operation.

(3) 16-bit timer capture/compare register 0n1 (CR0n1)

The CR0n1 register is a 16-bit register that combines capture register and compare register functions. The CRC0n.CRC0n2 bit is used to set whether to use the CR0n1 register as a capture register or as a compare register.

The CR0n1 register can be read or written in 16-bit units.

After reset, this register is cleared to 0000H.



(a) When using the CR0n1 register as a compare register

The value set to the CR0n1 register and the count value of the TM0n register are always compared and when these values match, an interrupt request signal (INTTM0n1) is generated.

(b) When using the CR0n1 register as a capture register

The TM0n register count value is captured to the CR0n1 register by inputting a capture trigger.

The valid edge of the Tl0n0 pin can be selected as the capture trigger. The valid edge of the Tl0n0 pin is set with the PRM0n.ESn01 and PRM0n.ESn00 bits.

Table 8-4 shows the settings when the valid edge of the TI0n0 pin is specified as the capture trigger.

Table 8-4. Capture Trigger of CR0n1 Register and Valid Edge of Tl0n0 Pin

Capture Trigger of CR0n1	Valid Edge of Tl0n0 Pin		
		ESn01	ESn00
Falling edge	Falling edge	0	0
Rising edge	Rising edge	0	1
Both rising and falling edges	Both rising and falling edges	1	1

Remarks 1. n = 0 to 5

2. Setting the ESn01 and ESn00 bits to 10 is prohibited.

- Cautions 1. If 0000H is set to the CR0n1 register, an interrupt request signal (INTTM0n1) is generated after overflow of the TM0n register, after clear & start on a match between the TM0n register and CR0n0 register, after clear by the valid edge of the Tl0n0 pin, or after clear by a one-shot pulse output trigger.
 - When the P33, P35, P613, P92, and P94 pins are used as the valid edges of TI000, TI010, TI020, TI030, and TI051, they cannot be used as timer outputs (TO00 to TO03, TO05). Moreover, when used as TO00 to TO03 and TO05, these pins cannot be used as the valid edges of TI000, TI010, TI020, TI030, and TI051.
 - 3. If, when the CR0n1 register is used as a capture register, the register read interval and capture trigger input conflict, the read data becomes undefined (but the capture data itself is normal). Moreover, when the count stop input and capture trigger input conflict, the capture data becomes undefined.
 - 4. The CR0n1 register can be rewritten during TM0n register operation only in the PPG output mode. Refer to 8.4.2 PPG output operation.

8.3 Registers

The registers that control 16-bit timer/event counter 0n are as follows.

- 16-bit timer mode control register 0n (TMC0n)
- Capture/compare control register 0n (CRC0n)
- 16-bit timer output control register 0n (TOC0n)
- Prescaler mode register 0n (PRM0n)

Remark To use the Tl0n0, Tl0n1, and TO0n pin functions, refer to Table 4-19 Settings When Port Pins Are Used for Alternate Functions.

(1) 16-bit timer mode control register 0n (TMC0n)

The TMC0n register is used to set the operation mode of 16-bit timer/event counter 0n, the clear mode of the TM0n register, and the output timing, and to detect overflow.

The TMC0n register can be read or written in 8-bit or 1-bit units.

After reset, this register is cleared to 00H.

- Cautions 1. 16-bit timer/event counter 0n starts operating when a value other than 00 (operation stop mode) is set to the TMC0n.TMC0n3 and TMC0n.TMC0n2 bits. To stop the operation, set 00 to the TMC0n3 and TMC0n2 bits.
 - When the main clock is stopped and the CPU operates on the subclock, do not access the TMC0n register using an access method that causes a wait.
 For details, refer to 3.4.8 (2).

Remark n = 0 to 5

After reset: 00H R/W Address: TMC00 FFFF606H, TMC01 FFFF616H, TMC02 FFFF626H, TMC03 FFFF636H, TMC04 FFFF646H, TMC05 FFFF656H

TMC0n

TIVICC

(n = 0 to 5)m = 4, 5) 7 6 5 4 3 2 1 <0>
0 0 0 TMC0n3 TMC0n2 TMC0n1^{Note} OVF0n

TMC0n3	TMC0n2	TMC0n1 ^{Note}	Selection of operation mode	Selection of TO0n	Generation of
			and clear mode	output inverse timing	interrupt
0	0	0	Operation stop	Unchanged	Not generated
0	0	1	(TM0n cleared to 0)		
0	1	0	Free-running timer	Match of TM0n and	Generated upon
			mode	CR0n0 or match of	match of TM0n and
				TM0n and CR0n1	CR0n0 and match
0	1	1		Match of TM0m and	of TM0n and CR0n1
				CR0m0, match of	
				TM0m and CR0m1,	
				or valid edge of	
				TI0m0	
1	0	0	Clear & start with	Match of TM0m and	
			valid edge of Tl0n0	CR0m0 or match of	
				TM0m and CR0m1	
1	0	1		Match of TM0m and	
				CR0m0, match of	
				TM0m and CR0m1,	
				or valid edge of	
				TI0m0	
1	1	0	Clear & start upon	Match of TM0n and	
			match of TM0n and	CR0n0 or match of	
			CR0n0	TM0n and CR0n1	
1	1	1		Match of TM0m and	
				CR0m0, match of	
				TM0m and CR0m1,	
				or valid edge of	
				TI0m0	

OVF0n	Detection of overflow of 16-bit timer register 0n
0	No overflow
1	Overflow

Note Be sure to clear the TMC001, TMC011, TMC021, and TMC031 bits to 0.

Cautions 1. Write to bits other than the OVF0n flag after stopping the timer operation.

- 2. The valid edge of the TI0n0 pin is set by the PRM0n register.
- 3. When the mode in which the timer is cleared and started upon match of TM0n and CR0n0 is selected, the setting value of CR0n0 is FFFFH, and when the value of TM0n changes from FFFFH to 0000H, the OVF0n flag is set to 1.

Remark TO0n: Output pin of 16-bit timer/event counter 0n

TI0n0: Input pin of 16-bit timer/event counter 0n

TM0n: 16-bit timer counter 0n

CR0n0: 16-bit timer capture/compare register 0n0 CR0n1: 16-bit timer capture/compare register 0n1

The following shows the I/O configuration of each channel and the selection of the TO0n output inversion timing (setting of the TMC0n1 bit).

Table 8-5. I/O Configuration of Each Channel

Channel	Output Pin	Input Pin	I/O Pin	Setting of TMC0n1 Bit
TM00	-	TI001	TI000/TO00	Always clear to 0.
TM01	-	TI011	TI010/TO01	Always clear to 0.
TM02	-	TI021	TI020/TO02	0 (read only)
TM03	_	TI031	TI030/TO03	0 (read only)
TM04	TO04	TI040, TI041	_	1/0
TM05	_	TI050	TI051/TO05	1/0

(2) Capture/compare control register 0n (CRC0n)

The CRC0n register controls the operation of the CR0n0 and CR0n1 registers.

The CRC0n register can be read or written in 8-bit or 1-bit units.

After reset, CRC0n is cleared to 00H.



CRC0n

7 6 5 4 3 2 1 0 0 0 0 0 CRC0n2 CRC0n1 CRC0n0

(n = 0 to 5)

CRC0n2	Selection of operation mode of CR0n1 register	
0	Operation as compare register	
1	Operation as capture register	

CRC0n1	Selection of capture trigger of CR0n0 register	
0	Capture at valid edge of TI0n1 pin	
1	Capture at inverse phase of valid edge of TI0n0 pin	

CRC0n0	Selection of operation mode of CR0n0 register	
0	peration as compare register	
1	Operation as capture register	

Cautions 1. Before setting the CRC0n register, be sure to stop the timer operation.

- 2. When the mode in which the timer is cleared and started upon match of the TM0n register and CR0n0 register is selected by the TMC0n register, do not specify the CR0n0 register as the capture register.
- 3. When both the rising and falling edges are specified for the TI0n0 pin valid edge, capture operation is not performed.
- 4. To ensure reliable capture operation, a pulse longer than two cycles of the count clock selected by the PRM0n register is required.

(3) 16-bit timer output control register 0n (TOC0n)

The TOC0n register controls the operation of the 16-bit timer/event counter 0n output controller by setting or resetting the timer output F/F, enabling or disabling inverse output, enabling or disabling the timer of 16-bit timer/event counter 0n, enabling or disabling the one-shot pulse output operation, and selecting an output trigger for a one-shot pulse by software (16-bit timer/event counters 02 and 03 do not have a one-shot pulse output function).

The TOC0n register can be read or written in 8-bit or 1-bit units.

After reset, TOC0n is cleared to 00H.

(1/2)

After reset: 00H R/W Address: TOC00 FFFF609H, TOC01 FFFF619H, TOC02 FFFF629H TOC03 FFFF639H, TOC04 FFFF649H, TOC05 FFFF659H

TOC0n

(n = 0 to 5 m = 0, 1, 4, 5k = 4, 5)

1	<0>	<5>	4	<3>	<2>	1	<0>
0	OSPT0m ^{Note 1}	OSPE0m ^{Note 1}	TOC0n4	LVS0n	LVR0n	TOC0n1	TOE0n

OSPT0m ^{Note 1}	Output trigger for one-shot pulse by software	
0	_	
1	One-shot pulse output	

OSPE0m ^{Note 1}	Control of one-shot pulse output operation	
0	successive pulse output	
1	One-shot pulse output ^{Note 2}	

TOC0n4	Control of timer output F/F upon match of CR0n1 register and TM0n register	
0	nversion operation disabled	
1	Inversion operation enabled	

- Notes 1. 16-bit timer/event counters 02 and 03 do not provide a one-shot pulse output function. Be sure to clear the OSPE02, OSPE03, OSPT02, and OSPT03 bits to 0. 16-bit timer/event counters 00 and 01 are the alternate-function pins of the timer I/O pins, so only a software trigger is valid for one-shot pulse output. Clear the TMC00.TMC001 and TMC01.TMC011 bits to 0.
 - 2. The one-shot pulse output operates normally in the free-running timer mode and the mode in which clear & start occurs on the valid edge of the Tl0k0 pin. In the mode in which clear & start occurs on match between the TM0m register and the CR0m0 register, one-shot pulse output is not performed because no overflow occurs.

(2/2)

LVS0n	LVR0n	Setting of status of timer output F/F
0	0	Unchanged
0	1	Reset timer output F/F (0)
1	0	Set timer output F/F (1)
1	1	Setting prohibited

TOC0n1	Control of timer output F/F upon match of CR0n0 register and TM0n register
0	Inversion operation disabled
1	Inversion operation enabled

TOE0n	Control of timer output
0	Output disabled (output is fixed to low level)
1	Output enabled

- Cautions 1. Be sure to stop the timer operation before setting other than the TOC0n4 bit.
 - 2. The LVS0n and LVR0n bits are 0 when read.
 - 3. The OSPT0m bit is 0 when read because it is automatically cleared after data has been set.
 - 4. Do not set the OSPT0m bit to 1 other than for one-shot pulse output.
 - 5. When performing successive writes to the OSPT0m bit, place an interval between writes of two or more cycles of the count clock selected by the PRM0m register.
 - Do not set the LVS0n bit to 1 before setting the TOE0n bit.Do not set the LVS0n bit and TOE0n bit to 1 at the same time.
 - 7. Do not set <1> and <2> below at the same time. Set as follows.
 - <1> Set the TOC0n1, TOC0n4, TOE0n, and OSPE0m bits: Setting of timer output operation
 - <2> Set the LVS0n and LVR0n bits: Setting of timer output F/F

(4) Prescaler mode register 0n (PRM0n)

The PRM0n register sets the count clock of the TM0n register and the valid edge of the Tl0n0 and Tl0n1 pin inputs.

The PRM0n register can be read or written in 8-bit or 1-bit units.

After reset, PRM0n is cleared to 00H.

- Cautions 1. When setting the count clock to the TI0n0 pin valid edge, do not set the mode in which clear & start occurs on TI0n0 pin valid edge and do not set the CR0n0 and CR0n1 registers as the capture register.
 - 2. Before setting the PRM0n register, be sure to stop the timer operation.
 - 3. If 16-bit timer/event counter 0n operation is enabled by specifying the rising edge of both edges for the valid edge of the Tl0n0 pin or Tl0n1 pin while the Tl0n0 pin or Tl0n1 pin is high level immediately after system reset, the rising edge is detected immediately after the rising edge or both edges is specified. Be careful when pulling up the Tl0n0 pin or Tl0n1 pin. However, the rising edge is not detected when operation is enabled after it has been stopped.
 - 4. When the P33, P35, P613, P92, and P94 pins are used as the valid edges of Tl000, Tl010, Tl020, Tl030, and Tl051, they cannot be used as timer outputs (TO00 to TO03, TO05). Moreover, when used as TO00 to TO03 and TO05, these pins cannot be used as the valid edges of Tl000, Tl010, Tl020, Tl030, and Tl051.

(a) Prescaler mode register 00 (PRM00)

After reset: 00H R/W Address: FFFFF607H

 7
 6
 5
 4
 3
 2
 1
 0

 PRM00
 ES011
 ES010
 ES001
 ES000
 0
 0
 PRM001
 PRM000

ES011	ES010	Selection of valid edge of TI001
0	0	Falling edge
0	1	Rising edge
1	0	Setting prohibited
1	1	Both rising and falling edges

ES001	ES000	Selection of valid edge of TI000
0	0	Falling edge
0	1	Rising edge
1	0	Setting prohibited
1	1	Both rising and falling edges

PRM001	PRM000	Selection of count clock ^{Note 1}				
		Count clock	fxx			
			20 MHz	16 MHz	10 MHz	
0	0	fxx/2	100 ns	125 ns	200 ns	
0	1	fxx/4	200 ns	250 ns	400 ns	
1	0	fxx/8	400 ns	500 ns	800 ns	
1	1	Valid edge of TI000 ^{Note 2}	-	-	_	

Notes 1. When the internal clock is selected, set so as to satisfy the following conditions.

REGC = V_{DD} = 4.0 to 5.5 V: Count clock \leq 10 MHz

REGC = Capacity, VDD = 4.0 to 5.5 V: Count clock ≤ 5 MHz

REGC = V_{DD} = 2.7 to 4.0 V: Count clock \leq 5 MHz

2. The external clock requires a pulse longer than two cycles of the internal clock (fxx/4).

(b) Prescaler mode register 01 (PRM01)

After reset: 00H R/W Address: FFFF617H

 7
 6
 5
 4
 3
 2
 1
 0

 PRM01
 ES111
 ES110
 ES101
 ES100
 0
 0
 PRM011
 PRM010

ES111	ES110	Selection of valid edge of TI011
0	0	Falling edge
0	1	Rising edge
1	0	Setting prohibited
1	1	Both rising and falling edges

ES101	ES100	Selection of valid edge of TI010
0	0	Falling edge
0	1	Rising edge
1	0	Setting prohibited
1	1	Both rising and falling edges

PRM011	PRM010	Selection of count clock ^{Note 1}				
		Count clock	fxx			
			20 MHz	16 MHz	10 MHz	
0	0	fxx	Setting prohibited	Setting prohibited	100 ns	
0	1	fxx/4	200 ns	250 ns	400 ns	
1	0	INTWT	_	_	_	
1	1	Valid edge of TI010 ^{Note 2}	_	_	_	

Notes 1. When the internal clock is selected, set so as to satisfy the following conditions.

REGC = V_{DD} = 4.0 to 5.5 V: Count clock \leq 10 MHz

REGC = Capacity, VDD = 4.0 to 5.5 V: Count clock ≤ 5 MHz

REGC = V_{DD} = 2.7 to 4.0 V: Count clock \leq 5 MHz

2. The external clock requires a pulse longer than two cycles of the internal clock (fxx/4).

(c) Prescaler mode register 02 (PRM02)

After reset: 00H R/W Address: FFFFF627H

PRM02

7	6	5	4	3	2	1	0
ES211	ES210	ES201	ES200	0	0	PRM021	PRM020

ES211	ES210	Selection of valid edge of TI021
0	0	Falling edge
0	1	Rising edge
1	0	Setting prohibited
1	1	Both rising and falling edges

ES201	ES200	Selection of valid edge of TI020
0	0	Falling edge
0	1	Rising edge
1	0	Setting prohibited
1	1	Both rising and falling edges

PRM021	PRM020	Selection of count clock ^{Note 1}				
		Count clock	fxx			
			20 MHz	16 MHz	10 MHz	
0	0	fxx/2	100 ns	125 ns	200 ns	
0	1	fxx/4	200 ns	250 ns	400 ns	
1	0	fxx/8	400 ns	500 ns	800 ns	
1	1	Valid edge of TI020 ^{Note 2}	_	_	_	

Notes 1. When the internal clock is selected, set so as to satisfy the following conditions.

REGC = V_{DD} = 4.0 to 5.5 V: Count clock \leq 10 MHz

REGC = Capacity, V_{DD} = 4.0 to 5.5 V: Count clock \leq 5 MHz

REGC = V_{DD} = 2.7 to 4.0 V: Count clock \leq 5 MHz

2. The external clock requires a pulse longer than two cycles of the internal clock (fxx/4).

(d) Prescaler mode register 03 (PRM03)

After reset: 00H R/W Address: FFFF637H

 7
 6
 5
 4
 3
 2
 1
 0

 PRM03
 ES311
 ES310
 ES301
 ES300
 0
 0
 PRM031
 PRM030

ES311	ES310	Selection of valid edge of Tl031
0	0	Falling edge
0	1	Rising edge
1	0	Setting prohibited
1	1	Both rising and falling edges

ES301	ES300	Selection of valid edge of TI030
0	0	Falling edge
0	1	Rising edge
1	0	Setting prohibited
1	1	Both rising and falling edges

PRM031	PRM030	Selection of count clock ^{Note 1}				
		Count clock	fxx			
			20 MHz	16 MHz	10 MHz	
0	0	fxx/4	200 ns	250 ns	400 ns	
0	1	fxx/16	800 ns	1 μs	1.6 <i>μ</i> s	
1	0	fxx/512	25.6 μs	32 μs	51.2 <i>μ</i> s	
1	1	Valid edge of TI030 ^{Note 2}	_	_	_	

Notes 1. When the internal clock is selected, set so as to satisfy the following conditions.

REGC = V_{DD} = 4.0 to 5.5 V: Count clock \leq 10 MHz

REGC = Capacity, VDD = 4.0 to 5.5 V: Count clock ≤ 5 MHz

REGC = V_{DD} = 2.7 to 4.0 V: Count clock \leq 5 MHz

2. The external clock requires a pulse longer than two cycles of the internal clock (fxx/4).

(e) Prescaler mode register 04 (PRM04)

After reset: 00H R/W Address: FFFFF647H

PRM04

7	6	5	4	3	2	1	0
ES411	ES410	ES401	ES400	0	0	PRM041	PRM040

ES411	ES410	Selection of valid edge of Tl041			
0	0	Falling edge			
0	1	Rising edge			
1	0	Setting prohibited			
1	1	Both rising and falling edges			

ES401	ES400	Selection of valid edge of TI040		
0	0	Falling edge		
0	1	Rising edge		
1	0	Setting prohibited		
1	1	Both rising and falling edges		

PRM041	PRM040	Selection of count clock ^{Note 1}			
		Count clock	fxx		
			20 MHz	16 MHz	10 MHz
0	0	fxx/2	100 ns	125 ns	200 ns
0	1	fxx/4	200 ns	250 ns	400 ns
1	0	fxx/8	400 ns	500 ns	800 ns
1	1	Valid edge of TI040 ^{Note 2}	_	_	_

Notes 1. When the internal clock is selected, set so as to satisfy the following conditions.

REGC = V_{DD} = 4.0 to 5.5 V: Count clock \leq 10 MHz

REGC = Capacity, V_{DD} = 4.0 to 5.5 V: Count clock \leq 5 MHz

REGC = V_{DD} = 2.7 to 4.0 V: Count clock \leq 5 MHz

2. The external clock requires a pulse longer than two cycles of the internal clock (fxx/4).

(f) Prescaler mode register 05 (PRM05)

After reset: 00H R/W Address: FFFFF657H

7 6 5 4 3 2 1 0

PRM05 ES511 ES510 ES501 ES500 0 0 PRM051 PRM050

ES511	ES510	Selection of valid edge of TI051
0	0	Falling edge
0	1	Rising edge
1	0	Setting prohibited
1	1	Both rising and falling edges

ES501	ES500	Selection of valid edge of TI050
0	0	Falling edge
0	1	Rising edge
1	0	Setting prohibited
1	1	Both rising and falling edges

PRM051	PRM050	Selection of count clock ^{Note 1}			
		Count clock	fxx		
			20 MHz	16 MHz	10 MHz
0	0	fxx	Setting prohibited	Setting prohibited	100 ns
0	1	fxx/4	200 ns	250 ns	400 ns
1	0	fxx/256	12.8 μs	16 <i>μ</i> s	25.6 μs
1	1	Valid edge of TI050Note 2	-	-	_

Notes 1. When the internal clock is selected, set so as to satisfy the following conditions.

REGC = V_{DD} = 4.0 to 5.5 V: Count clock \leq 10 MHz

REGC = Capacity, V_{DD} = 4.0 to 5.5 V: Count clock \leq 5 MHz

REGC = V_{DD} = 2.7 to 4.0 V: Count clock \leq 5 MHz

2. The external clock requires a pulse longer than two cycles of the internal clock (fxx/4).

8.4 Operation

8.4.1 Operation as interval timer

16-bit timer/event counter 0n can be made to operate as an interval timer by setting the TMC0n register and the CRC0n register as shown in Figure 8-2.

Setting procedure

The basic operation setting procedure is as follows.

- <1> Set the count clock using the PRM0n register.
- <2> Set the CRC0n register (refer to **Figure 8-2** for the setting value).
- <3> Set any value to the CR0n0 register.
- <4> Set the TMC0n register: Start operation (refer to Figure 8-2 for the setting value).

Caution The CR0n0 register cannot be rewritten during 16-bit timer/event counter 0n operation.

- Remarks 1. For the alternate-function pin settings, refer to Table 4-19 Settings When Port Pins Are Used for Alternate Functions.
 - 2. For INTTM0n0 interrupt enable, refer to CHAPTER 20 INTERRUPT/EXCEPTION PROCESSING FUNCTION.

The interval timer repeatedly generates interrupts at the interval of the preset count value in the CR0n0 register.

If the count value in the TM0n register matches the value set in the CR0n0 register, an interrupt request signal (INTTM0n0) is generated at the same time that the value of the TM0n register is cleared to 0000H and counting is continued.

The count clock of 16-bit timer/event counter 0n can be selected with the PRM0n.PRM0n0 and PRM0n.PRM0n1 bits.

Figure 8-2. Control Register Setting Contents During Interval Timer Operation





Figure 8-3. Configuration of Interval Timer






Figure 8-4. Timing of Interval Timer Operation

8.4.2 PPG output operation

16-bit timer/event counter 0n can be used for PPG (Programmable Pulse Generator) output by setting the TMC0n register and the CRC0n register as shown in Figure 8-5.

Setting procedure

The basic operation setting procedure is as follows.

- <1> Set the CRC0n register (refer to **Figure 8-5** for the setting value).
- <2> Set any value to the CR0n0 register.
- <3> Set any value as a duty to the CR0n1 register.
- <4> Set the TOC0n register (refer to **Figure 8-5** for the setting value).
- <5> Set the count clock using the PRM0n register.
- <6> Set the TMC0n register: Start operation (refer to Figure 8-5 for the setting value).

Caution To change the duty value (CR0n1 register) during operation, refer to Remark 2 in Figure 8-7 PPG Output Operation Timing.

- Remarks 1. For the alternate-function pin (TO0n) settings, refer to Table 4-19 Settings When Port Pins Are Used for Alternate Functions.
 - 2. For INTTM0n0 interrupt enable, refer to CHAPTER 20 INTERRUPT/EXCEPTION PROCESSING FUNCTION.

The PPG output function outputs a rectangular wave from the TO0n pin with the cycle specified by the count value set in advance to the CR0n0 register and the pulse width specified by the count value set in advance to the CR0n1 register.

(a) 16-bit timer mode control register 0n (TMC0n) TMC0n3 TMC0n2 TMC0n1 TMC0n 0 0 0 0 0 Clears and starts upon match between TM0n and CR0n0 (b) Capture/compare control register 0n (CRC0n) CRC0n2 CRC0n1 CRC0n0 CRC0n 0 0 0 0 0 0 0 ×: Don't care CR0n0 used as compare register CR0n1 used as compare register (c) 16-bit timer output control register 0n (TOC0n) OSPT0n OSPE0n TOC0n4 LVS0n LVR0n TOC0n1 TOE0n TOC0n 0 0 0 0/1 0/1 1 1 Enables TO0n output Inverts output upon match between TM0n and CR0n0 Specifies initial value of TO0n output F/F Inverts output upon match between TM0n and CR0n1 Disables one-shot pulse output (other than TM02, TM03) (d) Prescaler mode register 0n (PRM0n) ESn11 ESn01 ESn00 PRM0n1 PRM0n0 ESn₁₀ 2 PRM0n 0/1 0/1 0/1 0/1 0 0 0/1 0/1 Selects count clock Setting invalid (Setting to 10 is prohibited.) Setting invalid (Setting to 10 is prohibited.) Cautions 1. Make sure that 0000H ≤ CR0n1 < CR0n0 ≤ FFFFH is set to the CR0n0 register and CR0n1 register. 2. The cycle of the pulse generated by PPG output is (CR0n0 setting value + 1). The duty factor is (CR0n1 setting value + 1) / (CR0n0 setting value + 1) **Remark** n = 0 to 5

Figure 8-5. Control Register Settings in PPG Output Operation




Figure 8-6. Configuration of PPG Output

Count clock

TM0n count value

N X0000HX0001HX

M - 1X M X 0000HX0001HX

Clear

Clear

Value loaded to CR0n0

Value loaded to CR0n1

Pulse width: (M + 1) × t

1 cycle: (N + 1) × t

Figure 8-7. PPG Output Operation Timing

Caution The CR0n0 register cannot be rewritten during 16-bit timer/event counter 0n operation.

Remarks 1. $0000H \le M < N \le FFFFH$

- 2. Change the pulse width during 16-bit timer/event counter 0n operation (rewrite CR0n1 register) as follows in a PPG output operation.
 - <1> Disable the timer output inversion operation based on a match of the TM0n and CR0n1 registers (TOC0n4 bit = 0).
 - <2> Disable the INTTM0n1 interrupt (TM0MKn1 bit =1).
 - <3> Rewrite the CR0n1 register.
 - <4> Wait for a cycle of the TM0n register count clock.
 - <5> Enable the timer output inversion operation based on a match of the TM0n and CR0n1 registers (TOC0n4 bit = 1).
 - <6> Clear the interrupt request flag of INTTM0n1 (TM0IFn1 bit = 0).
 - <7> Enable the INTTM0n1 interrupt (TM0MKn1 bit = 0).
- **3.** n = 0 to 5

8.4.3 Pulse width measurement

The TM0n register can be used to measure the pulse widths of the signals input to the TI0n0 and TI0n1 pins.

Measurement can be carried out with 16-bit timer/event counter 0n used in the free-running timer mode or by restarting the timer in synchronization with the edge of the signal input to the Tl0n0 pin.

When an interrupt is generated, read the valid capture register value. After confirming the TMC0n.OVF0n flag, clear (0) it by software and measure the pulse width.

Setting procedure

The basic operation setting procedure is as follows.

- <1> Set the CRC0n register (refer to Figures 8-9, 8-12, 8-14, and 8-16 for the setting value).
- <2> Set the count clock using the PRM0n register.
- <3> Set the TMC0n register: Start operation (refer to Figures 8-9, 8-12, 8-14, and 8-16 for the setting value).

Caution When using two capture registers, set the Tl0n0 and Tl0n1 pins.

- Remarks 1. For the alternate-function pin (Tl0n0, Tl0n1) settings, refer to Table 4-19 Settings When Port Pins Are Used for Alternate Functions.
 - 2. For INTTM0n0 and INTTM0n1 interrupt enable, refer to CHAPTER 20 INTERRUPT/EXCEPTION PROCESSING FUNCTION.




Figure 8-8. CR0n1 Capture Operation with Rising Edge Specified

Remarks 1. n = 0 to 5

2. The valid edge is detected through sampling at a count clock cycle selected with the PRM0n register, and the capture operation is not performed until the valid edge is detected twice. As a result, noise with a short pulse width can be eliminated.


(1) Pulse width measurement with free-running timer operation and one capture register

If the edge specified by the PRM0n register is input to the Tl0n0 pin when 16-bit timer/event counter 0n is operated in the free-running timer mode (refer to **Figure 8-9**), the value of the TM0n register is loaded to the CR0n1 register and an external interrupt request signal (INTTM0n1) is generated.

The valid edge is specified by the PRM0n.ESn00 and PRM0n.ESn01 bits. The rising edge, falling edge, or both the rising and falling edges can be selected.

The valid edge is detected through sampling at a count clock cycle selected with the PRM0n register, and the capture operation is not performed until the valid edge is detected twice. As a result, noise with a short pulse width can be eliminated.

Figure 8-9. Control Register Settings for Pulse Width Measurement with Free-Running Timer Operation and One Capture Register (When Tl0n0 Pin and CR0n1 Registers Are Used)



Count clock Note 16-bit timer counter 0n (TM0n)


TI0n0 © 16-bit timer capture/compare register 0n1 (CR0n1)


Internal bus

Note The count clock is set with the PRM0n register.

Remark n = 0 to 5

Figure 8-10. Configuration for Pulse Width Measurement with Free-Running Timer Operation





(2) Measurement of two pulse widths with free-running timer operation

The pulse widths of two signals respectively input to the Tl0n0 pin and the Tl0n1 pin can be simultaneously measured when 16-bit timer/event counter 0n is used in the free-running timer mode (refer to **Figure 8-12**).


When the edge specified by the PRM0n.ESn00 and PRM0n.ESn01 bits is input to the Tl0n0 pin, the value of the TM0n register is loaded to the CR0n1 register and an external interrupt request signal (INTTM0n1) is generated.

When the edge specified by the PRM0n.ESn10 and PRM0n.ESn11 bits is input to the Tl0n1 pin, the value of the TM0n register is loaded to the CR0n0 register and an external interrupt request signal (INTTM0n0) is generated.

The edges of the Tl0n0 and Tl0n1 pins are specified by the PRM0n.ESn00 and PRM0n.ESn01 bits and the PRM0n.ESn10 and PRM0n.ESn11 bits, respectively. Specify both rising and falling edges.


The valid edge of the TI0n0 pin is detected through sampling at the count clock cycle selected with the PRM0n register, and the capture operation is not performed until the valid level is detected twice. As a result, noise with a short pulse width can be eliminated.

Figure 8-12. Control Register Settings for Measurement of Two Pulse Widths with Free-Running Timer Operation



Capture operation (free-running timer mode)
 The following figure illustrates the operation of the capture register when the capture trigger is input.

Figure 8-13. Timing of Pulse Width Measurement with Free-Running Timer Operation (with Both Edges Specified)



(3) Pulse width measurement with free-running timer operation and two capture registers


When 16-bit timer/event counter 0n is used in the free-running timer mode (refer to **Figure 8-14**), the pulse width of the signal input to the Tl0n0 pin can be measured.

When the edge specified by the PRM0n.ESn00 and PRM0n.ESn01 bits is input to the Tl0n0 pin, the value of the TM0n register is loaded to the CR0n1 register and an external interrupt request signal (INTTM0n1) is generated.

The value of the TM0n register is also loaded to the CR0n0 register when an edge inverse to the one that triggers capturing to the CR0n1 register is input.

The valid edge of the Tl0n0 pin is detected through sampling at a count clock cycle selected with the PRM0n register, and the capture operation is not performed until the valid edge is detected twice. As a result, noise with a short pulse width can be eliminated.

Figure 8-14. Control Register Settings for Pulse Width Measurement with Free-Running Timer Operation and Two Capture Registers (with Rising Edge Specified)






Figure 8-15. Timing of Pulse Width Measurement with Free-Running Timer Operation and Two Capture Registers (with Rising Edge Specified)

(4) Pulse width measurement by restarting


When the valid edge of the TI0n0 pin is detected, the pulse width of the signal input to the TI0n0 pin can be measured by clearing the TM0n register and then resuming counting after loading the count value of the TM0n register to the CR0n1 register (refer to **Figure 8-17**).

The edge is specified by the PRM0n.ESn00 and PRM0n.ESn01 bits. The rising or falling edge can be specified.

The valid edge is detected through sampling at a count clock cycle selected with the PRM0n register and the capture operation is not performed until the valid level is detected twice.

As a result, noise with a short pulse can be eliminated.

Figure 8-16. Control Register Settings for Pulse Width Measurement by Restarting






Figure 8-17. Timing of Pulse Width Measurement by Restarting (with Rising Edge Specified)

8.4.4 Operation as external event counter

Setting procedure

The basic operation setting procedure is as follows.

- <1> Set the CRC0n register (refer to Figure 8-18 for the setting value).
- <2> Set the count clock using the PRM0n register.
- <3> Set any value (except for 0000H) to the CR0n0 register.
- <4> Set the TMC0n register: Start operation (refer to **Figure 8-18** for the setting value).
- Remarks 1. For the alternate-function pin (Tl0n0) settings, refer to Table 4-19 Settings When Port Pins Are Used for Alternate Functions.
 - 2. For INTTM0n0 interrupt enable, refer to CHAPTER 20 INTERRUPT/EXCEPTION PROCESSING FUNCTION.

The external event counter counts the number of clock pulses input to the TI0n0 pin from an external source by using the TM0n register.

Each time the valid edge specified by the PRM0n register has been input, the TM0n register is incremented.

When the count value of the TM0n register matches the value of the CR0n0 register, the TM0n register is cleared to 0000H and an interrupt request signal (INTTM0n0) is generated.


Set the CR0n0 register to a value other than 0000H (one-pulse count operation is not possible).

The edge is specified by the PRM0n.ESn00 and PRM0n.ESn01 bits. The rising, falling, or both the rising and falling edges can be specified.

The valid edge is detected through sampling at a count clock cycle of fxx/4, and the capture operation is not performed until the valid level is detected twice. As a result, noise with a short pulse width can be eliminated.


- Cautions 1. When using 16-bit timer/event counters 00 to 03 as external event counters, the timer outputs (TO00 to TO03) cannot be used.
 - 2. The value of the CR0n0 and CR0n1 registers cannot be changed during timer count operation.


Figure 8-18. Control Register Settings in External Event Count Mode (with Rising Edge Specified)



16-bit timer capture/compare register 0n0 (CR0n0) Match ► INTTM0n0 Clear Count clock Note Selector 16-bit timer counter 0n OVF0n (TM0n) Noise fxx/4 eliminator 16-bit timer capture/compare TI0n0 valid edge ③ register 0n1 (CR0n1) Internal bus Note Set with the PRM0n register. **Remark** n = 0 to 5

Figure 8-19. Configuration of External Event Counter





8.4.5 Square-wave output operation

Setting procedure

The basic operation setting procedure is as follows.

- <1> Set the count clock using the PRM0n register.
- <2> Set the CRC0n register (refer to Figure 8-21 for the setting value).
- <3> Set the TOC0n register (refer to **Figure 8-21** for the setting value).
- <4> Set any value (except for 0000H) to the CR0n0 register.
- <5> Set the TMC0n register: Start operation (refer to Figure 8-21 for the setting value).
- Remarks 1. For the alternate-function pin (TO0n) settings, refer to Table 4-19 Settings When Port Pins Are Used for Alternate Functions.
 - 2. For INTTM0n0 interrupt enable, refer to CHAPTER 20 INTERRUPT/EXCEPTION PROCESSING FUNCTION.

16-bit timer/event counter 0n can be used to output a square wave with any frequency at an interval specified by the count value set in advance to the CR0n0 register.


By setting the TOC0n.TOE0n and TOC0n.TOC0n1 bits to 11, the output status of the TO0n pin is inverted at an interval set in advance to the CR0n0 register. In this way, a square wave of any frequency can be output.

Caution The value of the CR0n0 and CR0n1 registers cannot be changed during timer count operation.

(a) 16-bit timer mode control register 0n (TMC0n) TMC0n3 TMC0n2 TMC0n1 OVF0n TMC0n 0 0 0 0 0 Clears and starts upon match between TM0n and CR0n0 (b) Capture/compare control register 0n (CRC0n) CRC0n2 CRC0n1 CRC0n0 CRC0n 0 0 0 0 0/1 0/1 0 CR0n0 used as compare register (c) 16-bit timer output control register 0n (TOC0n) OSPT0n OSPE0n TOC0n4 LVS0n LVR0n TOC0n1 TOE0n TOC0n 0 0/1 Enables TO0n output Inverts output upon match between TM0n and CR0n0 Specifies initial value of TO0n output F/F Does not invert output upon match between TM0n and CR0n1 Disables one-shot pulse output (other than TM02 and TM03) (d) Prescaler mode register 0n (PRM0n) ESn11 ESn10 ESn01 ESn00 2 PRM0n1 PRM0n0 3 PRM0n 0/1 0/1 0/1 0/1 0 0 0/1 0/1 Selects count clock Setting invalid (Setting to 10 is prohibited.) Setting invalid (Setting to 10 is prohibited.) Remarks 1. For details, refer to 8.3 (2) Capture/compare control register 0n (CRC0n) and 8.3 (3) 16-bit timer output control register 0n (TOC0n). **2.** n = 0 to 5

Figure 8-21. Control Register Settings in Square-Wave Output Mode

Figure 8-22. Timing of Square-Wave Output Operation



8.4.6 One-shot pulse output operation

The one-shot pulse output is valid only for 16-bit timer/event counters 00, 01, 04, and 05.

16-bit timer/event counter 0n can output a one-shot pulse in synchronization with a software trigger or an external trigger (TI0k0 pin input).

Setting procedure

The basic operation setting procedure is as follows.

- <1> Set the count clock using the PRM0m register.
- <2> Set the CRC0m register (refer to Figures 8-23 and 8-25 for the setting value).
- <3> Set the TOC0m register (refer to Figures 8-23 and 8-25 for the setting value).
- <4> Set any value to the CR0m0 and CR0m1 registers.
- <5> Set the TMC0m register: Start operation (refer to Figures 8-23 and 8-25 for the setting value).
- Remarks 1. For the alternate-function pin (TO0m) settings, refer to Table 4-19 Settings When Port Pins Are Used for Alternate Functions.
 - 2. For INTTM0m0 interrupt enable, refer to CHAPTER 20 INTERRUPT/EXCEPTION PROCESSING FUNCTION.

(1) One-shot pulse output with software trigger (16-bit timer/event counters 00, 01, 04, and 05 only)

A one-shot pulse can be output from the TO0m pin by setting the TMC0m, CRC0m, and TOC0m registers as shown in Figure 8-23, and by setting the TOC0m.OSPT0m bit to 1 by software.

By setting the OSPT0m bit to 1, 16-bit timer/event counter 0m is cleared and started, and its output becomes active at the count value (N) set in advance to the CR0m1 register. After that, the output becomes inactive at the count value (M) set in advance to the CR0m0 register^{Note}.

Even after the one-shot pulse has been output, 16-bit timer/event counter 0m continues its operation. To stop 16-bit timer/event counter 0m, the TMC0m.TMC0m3 and TMC0m.TMC0m2 bits must be cleared to 00.

Note The case where N < M is described here. When N > M, the output becomes active with the CR0m0 register and inactive with the CR0m1 register.

- Cautions 1. Do not set the OSPT0m bit while the one-shot pulse is being output. To output the one-shot pulse again, wait until the current one-shot pulse output is completed.
 - 2. The value of the CR0m0 and CR0m1 registers cannot be changed during timer count operation.

Remark
$$m = 0, 1, 4, 5$$
 $k = 4, 5$

Figure 8-23. Control Register Settings for One-Shot Pulse Output with Software Trigger (1/2)




Figure 8-23. Control Register Settings for One-Shot Pulse Output with Software Trigger (2/2)





Figure 8-24. Timing of One-Shot Pulse Output Operation with Software Trigger



(2) One-shot pulse output with external trigger (16-bit timer/event counters 04 and 05 only)

A one-shot pulse can be output from the TO0k pin by setting the TMC0k, CRC0k, and TOC0k registers as shown in Figure 8-25, and by using the valid edge of the Tl0k0 pin as an external trigger.

The valid edge of the Tl0k0 pin is specified by the PRM0k.ESk00 and PRM0k.ESk01 bits. The rising, falling, or both the rising and falling edges can be specified.

When the valid edge of the Tl0k0 pin is detected, 16-bit timer/event counter 0k is cleared and started, and the output becomes active at the count value set in advance to the CR0k1 register. After that, the output becomes inactive at the count value set in advance to the CR0k0 register.

Note The case where N < M is described here. When N > M, the output becomes active with the CR0k0 register and inactive with the CR0k1 register.

- Cautions 1. Even if the external trigger is generated again while the one-shot pulse is output, it is ignored.
 - 2. The value of the CR0k0 and CR0k1 registers cannot be changed during timer count operation.

Remark k = 4, 5

Figure 8-25. Control Register Settings for One-Shot Pulse Output with External Trigger (with Rising Edge Specified) (1/2)




Figure 8-25. Control Register Settings for One-Shot Pulse Output with External Trigger (with Rising Edge Specified) (2/2)





Figure 8-26. Timing of One-Shot Pulse Output Operation with External Trigger (with Rising Edge Specified)




8.4.7 Cautions

(1) Error on starting timer

An error of up to 1 clock occurs before the match signal is generated after the timer has been started. This is because the count of the TM0n register is started asynchronously to the count pulse.

Figure 8-27. Count Start Timing of TM0n Register



(2) Setting CR0n0 and CR0n1 registers (in the mode in which clear & start occurs upon match between TM0n register and CR0n0 register)


Set the CR0n0 and CR0n1 registers to a value other than 0000H (when using these registers as external event counters, one-pulse count operation is not possible).

Remark n = 0 to 5

(3) Data hold timing of capture register

<1> If the valid edge of the TI0n0 pin is input while the CR0n1 register is read, the CR0n1 register performs capture operation, but the read value at this time is not guaranteed. However, the interrupt request signal (INTTM0n1) is generated as a result of detection of the valid edge.

Figure 8-28. Data Hold Timing of Capture Register



<2> The values of the CR0n0 and CR0n1 registers are not guaranteed after 16-bit timer/event counter 0n has stopped.

(4) Setting valid edge

Before setting the valid edge of the Tl0n0 pin, stop the timer operation by clearing the TMC0n.TMC0n2 and TMC0n.TMC0n3 bits to 00. Set the valid edge by using the PRM0n.ESn00 and PRM0n.ESn01 bits.

Remark n = 0 to 5

(5) Re-triggering one-shot pulse

(a) One-shot pulse output by software (16-bit timer/event counters 00, 01, 04, 05)

When a one-shot pulse is output, do not set the OSPT0m bit to 1. Do not output the one-shot pulse again until the INTTM0m0 signal, which occurs upon match with the CR0m0 register, or the INTTM0m1 signal, which occurs upon match with the CR0m1 register, occurs.

Remark m = 0, 1, 4, 5

(b) One-shot pulse output with external trigger (16-bit timer/event counters 04, 05)

If the external trigger occurs again while a one-shot pulse is output, it is ignored.

(6) Operation of OVF0n flag

(a) Setting of OVF0n flag

The TMC0n.OVF0n flag is set to 1 in the following case in addition to when the TM0n register overflows.

Select the mode in which clear & start occurs upon match between the TM0n register and the CR0n0 register.

Set the CR0n0 register to FFFFH

When the TM0n register is cleared from FFFFH to 0000H upon match with the CR0n register




Figure 8-29. Operation Timing of OVF0n Flag

(b) Clearing of OVF0n flag

After the TM0n register overflows, clearing OVF0n flag is invalid and set (1) again even if the OVF0n flag is cleared (0) before the next count clock is counted (before TM0n register becomes 0001H).

(7) Timer operation

(a) CR0n1 register capture

Even if the TM0n register is read, the read data cannot be captured into the CR0n1 register.

(b) TI0n0, TI0n1 pin acknowledgment

Regardless of the CPU's operation mode, if the timer is stopped, signals input to the Tl0n0 and Tl0n1 pins are not acknowledged.

(c) One-shot pulse output (16-bit timer/event counters 00, 01, 04, 05)

One-shot pulse output operates normally in either the free-running timer mode or the mode in which clear & start occurs on the valid edge of the TI0k0 pin. Because no overflow occurs in the mode in which clear & start occurs upon match between the TM0m register and the CR0m0 register, one-shot pulse output is not possible.

Remark n = 0 to 5 m = 0, 1, 4, 5k = 4, 5

(8) Capture operation

(a) If valid edge of Tl0n0 is specified for count clock

If the valid edge of Tl0n0 is specified for the count clock, the capture register that specified Tl0n0 as the trigger does not operate normally.

(b) If both rising and falling edges are selected for valid edge of TI0n0

If both the rising and falling edges are selected for the valid edge of Tl0n0, capture operation is not performed.

(c) To ensure that signals from Tl0n1 and Tl0n0 are correctly captured

For the capture trigger to capture the signals from Tl0n1 and Tl0n0 correctly, a pulse longer than two of the count clocks selected by the PRM0n register is required.

(d) Interrupt request input

Although a capture operation is performed at the falling edge of the count clock, an interrupt request signal (INTTM0n0, INTTM0n1) is generated at the rising edge of the next count clock.

(9) Compare operation

When set to the compare mode, the CR0n0 and CR0n1 registers do not perform capture operation even if a capture trigger is input.

Caution The value of the CR0n0 register cannot be changed during timer operation. The value of the CR0n1 register cannot be changed during timer operation other than in the PPG output mode. To change the CR0n1 register in the PPG output mode, refer to 8.4.2 PPG output operation.

Remark n = 0 to 5

(10) Edge detection

(a) Sampling clock for noise elimination

The sampling clock for noise elimination differs depending on whether the valid edge of Tl0n0 is used for the count clock or as a capture trigger. In the former case, sampling is performed using fxx/4, and in the latter case, sampling is performed using the count clock selected by the PRM0n register. The first capture operation does not start until the valid edges are sampled and two valid levels are detected, thus eliminating noise with a short pulse width.

Remarks 1. fxx: Main clock frequency

2. n = 0 to 5

CHAPTER 9 8-BIT TIMER/EVENT COUNTER 5

In the V850ES/KJ1, two channels of 8-bit timer/event counter 5 are provided.

9.1 Functions

8-bit timer/event counter 5n has the following two modes (n = 0, 1).

- Mode using 8-bit timer/event counter alone (individual mode)
- Mode using cascade connection (16-bit resolution: cascade connection mode)

These two modes are described below.

(1) Mode using 8-bit timer/event counter alone (individual mode)

8-bit timer/event counter 5n operates as an 8-bit timer/event counter.

The following functions can be used.

- Interval timer
- · External event counter
- Square-wave output
- PWM output

(2) Mode using cascade connection (16-bit resolution: cascade connection mode)

8-bit timer/event counter 5n operates as a 16-bit timer/event counter by connecting the TM5n register in cascade. The following functions can be used.

- Interval timer with 16-bit resolution
- External event counter with 16-bit resolution
- Square-wave output with 16-bit resolution

The block diagram of 8-bit timer/event counter 5n is shown next.




Figure 9-1. Block Diagram of 8-Bit Timer/Event Counter 5n

9.2 Configuration

8-bit timer/event counter 5n consists of the following hardware.

Table 9-1. Configuration of 8-Bit Timer/Event Counter 5n

Item	Configuration
Timer registers	8-bit timer counter 5n (TM5n) 16-bit timer counter 5 (TM5): Only when using cascade connection
Registers	8-bit timer compare register 5n (CR5n) 16-bit timer compare register 5 (CR5): Only when using cascade connection
Timer output	1 (TO5n pin)
Control registers ^{Note}	Timer clock selection register 5n (TCL5n) 8-bit timer mode control register 5n (TMC5n) 16-bit timer mode control register 5 (TMC5): Only when using cascade connection

Note When using the functions of the TI5n and TO5n pins, refer to **Table 4-19 Settings When Port Pins Are Used** for Alternate Functions.


(1) 8-bit timer counter 5n (TM5n)

The TM5n register is an 8-bit read-only register that counts the count pulses.

The counter is incremented in synchronization with the rising edge of the count clock.

Through cascade connection, the TM5n registers can be used as a 16-bit timer.

When using the TM50 register and the TM51 register in cascade as a 16-bit timer, these registers can be read only in 16-bit units. Therefore, read these registers twice and compare the values, taking into consideration that the reading occurs during a count change.



The count value is reset to 00H in the following cases.

- <1> Reset
- <2> When the TMC5n.TCE5n bit is cleared (0)
- <3> The TM5n register and CR5n register match in the mode in which clear & start occurs on a match between the TM5n register and the CR5n register

Caution When connected in cascade, these registers become 0000H even when the TCE50 bit in the lowest timer (TM50) is cleared.


(2) 8-bit timer compare register 5n (CR5n)

The CR5n register can be read and written in 8-bit units.

In a mode other than the PWM mode, the value set to the CR5n register is always compared to the count value of the TM5n register, and if the two values match, an interrupt request signal (INTTM5n) is generated. In the PWM mode, TM5n register overflow causes the TO5n pin output to change to the active level, and when the values of the TM5n register and the CR5n register match, the TO5n pin output changes to the inactive level.

The value of the CR5n register can be set in the range of 00H to FFH.

When using the TM50 register and TM51 register in cascade as a 16-bit timer, the CR50 register and CR51 register operate as 16-bit timer compare register 5 (CR5). The counter value and register value are compared in 16-bit lengths, and if they match, an interrupt request signal (INTTM50) is generated.



- Cautions 1. In the mode in which clear & start occurs upon a match of the TM5n register and CR5n register (TMC5n.TMC5n6 bit = 0), do not write a different value to the CR5n register during the count operation.
 - 2. In the PWM mode, set the CR5n register rewrite interval to three or more count clocks (clock selected with the TCL5n register).
 - 3. Before changing the value of the CR5n register when using a cascade connection, be sure to stop the timer operation.

9.3 Registers

The following two registers are used to control 8-bit timer/event counter 5n.

- Timer clock selection register 5n (TCL5n)
- 8-bit timer mode control register 5n (TMC5n)

Remark To use the functions of the TI5n and TO5n pins, refer to Table 4-19 Settings When Port Pins Are Used for Alternate Functions.

(1) Timer clock selection register 5n (TCL5n)

The TCL5n register sets the count clock of 8-bit timer/event counter 5n and the valid edge of the Tl5n pin input. The TCL5n register can be read or written in 8-bit units.

After reset, this register is cleared to 00H.

After res	et: 00H	R/W	Address	: TCL50 F	FFFF5C4F	H, TCL51	FFFF5C5I	Н
	7	6	5	4	3	2	1	0
TCL5n	0	0	0	0	0	TCL5n2	TCL5n1	TCL5n0
(n = 0, 1)								

TCL5n2	TCL5n1	TCL5n0	Count clock selection ^{Note}		
			Clock	f	κx
				20 MHz	10 MHz
0	0	0	Falling edge of TI5n	ı	ı
0	0	1	Rising edge of TI5n	_	-
0	1	0	fxx	Setting prohibited	100 ns
0	1	1	fxx/2	100 ns	200 ns
1	0	0	fxx/4	200 ns	0.4 μs
1	0	1	fxx/64	3.2 μs	6.4 μs
1	1	0	fxx/256	12.8 μs	25.6 μs
1	1	1	INTTM010	_	_

Note When the internal clock is selected, set so as to satisfy the following conditions.

REGC = V_{DD} = 4.0 to 5.5 V: Count clock \leq 10 MHz

REGC = Capacity, VDD = 4.0 to 5.5 V: Count clock ≤ 5 MHz

REGC = V_{DD} = 2.7 to 4.0 V: Count clock \leq 5 MHz

Caution Before overwriting the TCL5n register with different data, stop the timer operation.

Remark When the TM5n register is connected in cascade, the TCL51 register settings are invalid.

(2) 8-bit timer mode control register 5n (TMC5n)

The TMC5n register performs the following six settings.

- Controls counting by the TM5n register
- Selects the operation mode of the TM5n register
- Selects the individual mode or cascade connection mode
- Sets the status of the timer output flip-flop
- Controls the timer output flip-flop or selects the active level in the PWM (free-running timer) mode
- Controls timer output

The TMC5n register can be read or written in 8-bit or 1-bit units.

After reset, this register is cleared to 00H.

After reset: 00H R/W Address: TMC50 FFFFF5C6H, TMC51 FFFFF5C7H

TMC5n (n = 0, 1)

<7>	6	5	4	<3>	<2>	1	<0>
TCE5n	TMC5n6	0	TMC514 ^{Note}	LVS5n	LVR5n	TMC5n1	TOE5n

	TCE5n	Control of count operation of 8-bit timer/event counter 5n
	0	Counting is disabled after the counter is cleared to 0 (counter disabled)
ĺ	1	Start count operation

TMC5n6	Selection of operation mode of 8-bit timer/event counter 5n
0	Mode in which clear & start occurs on match between TM5n register and CR5n register
1	PWM (free-running timer) mode

TMC514	Selection of individual mode or cascade connection mode for 8-bit timer/event counter 51
0	Individual mode
1	Cascade connection mode (connected with 8-bit timer/event counter 50)

LVS5n	LVR5n	Setting of status of timer output F/F
0	0	Unchanged
0	1	Reset timer output F/F to 0
1	0	Set timer output F/F to 1
1	1	Setting prohibited

TMC5n1	Other than PWM (free-running timer)	PWM (free-running timer) mode
	mode (TMC5n6 bit = 0)	(TMC5n6 bit = 1)
	Controls timer F/F	Selects active level
0	Disable inversion operation	High active
1	Enable inversion operation	Low active

TOE5n	Timer output control
0	Disable output (TO5n pin is low level)
1	Enable output

Note Bit 4 of the TMC50 register is fixed to 0.

- Cautions 1. Because the TO51 and TI51 pins are alternate functions of the same pin, only one can be used at one time.
 - 2. The LVS5n and LVR5n bit settings are valid in modes other than the PWM mode.
 - 3. Do not set <1> to <4> below at the same time. Set as follows.

<1> Set the TMC5n1, TMC5n6, and TMC514^{Note} bits: Setting of operation mode

<2> Set the TOE5n bit for timer output enable: Timer output enable

<3> Set the LVS5n and LVR5n bits (Caution 2): Setting of timer output F/F

<4> Set the TCE5n bit

- **Remarks 1.** In the PWM mode, the PWM output is set to the inactive level by the TCE5n bit = 0.
 - 2. When the LVS5n and LVR5n bits are read, 0 is read.
 - **3.** The values of the TMC5n6, LVS5n, LVR5n, TMC5n1, and TOE5n bits are reflected to the TO5n output regardless of the TCE5n bit value.

9.4 Operation

9.4.1 Operation as interval timer

8-bit timer/event counter 5n operates as an interval timer that repeatedly generates interrupts at the interval of the count value preset in the CR5n register. If the count value in the TM5n register matches the value set in the CR5n register, the value of the TM5n register is cleared to 00H and counting is continued, and at the same time, an interrupt request signal (INTTM5n) is generated.


Setting method

- <1> Set each register.
 - TCL5n register: Selects the count clock (t).
 - CR5n register: Compare value (N)
 - TMC5n register: Stops count operation and selects the mode in which clear & start occurs on a match
 - between the TM5n register and CR5n register (TMC5n register = 0000xx00B,
 - \times : don't care).
- <2> When the TMC5n.TCE5n bit is set to 1, the count operation starts.
- <3> When the values of the TM5n register and CR5n register match, the INTTM5n signal is generated (TM5n register is cleared to 00H).
- <4> Then, the INTTM5n signal is repeatedly generated at the same interval. To stop counting, set the TCE5n bit = 0.

Interval time =
$$(N + 1) \times t$$
: $N = 00H$ to FFH

Caution During interval timer operation, do not rewrite the value of the CR5n register.

Figure 9-2. Timing of Interval Timer Operation (1/2)






Figure 9-2. Timing of Interval Timer Operation (2/2)

9.4.2 Operation as external event counter

The external event counter counts the number of clock pulses input to the TI5n pin from an external source by using the TM5n register.

Each time the valid edge specified by the TCL5n register is input to the TI5n pin, the TM5n register is incremented. Either the rising edge or the falling edge can be specified as the valid edge.

When the count value of the TM5n register matches the value of the CR5n register, the TM5n register is cleared to 00H and an interrupt request signal (INTTM5n) is generated.

Setting method

- <1> Set each register.
 - TCL5n register: Selects the TI5n pin input edge.

Falling edge of TI5n pin \rightarrow TLC5n register = 00H Rising edge of TI5n pin \rightarrow TCL5n register = 01H

- CR5n register: Compare value (N)
- TMC5n register: Stops count operation, selects the mode in which clear & start occurs on a match

between the TM5n register and CR5n register, disables timer output F/F inversion

operation, and disables timer output.


(TMC5n register = 0000xx00B, x: don't care)

- For the alternate-function pin settings, refer to Table 4-19 Settings When Port Pins Are Used for Alternate Functions.
- <2> When the TMC5n.TCE5n bit is set to 1, the counter counts the number of pulses input from the TI5n pin.
- <3> When the values of the TM5n register and CR5n register match, the INTTM5n signal is generated (TM5n register is cleared to 00H).
- <4> Then, the INTTM5n signal is generated each time the values of the TM5n register and CR5n register match.

INTTM5n signal is generated when the valid edge of TI5n pin is input N + 1 times: N = 00H to FFH

Caution During external event counter operation, do not rewrite the value of the CR5n register.

Figure 9-3. Timing of External Event Counter Operation (with Rising Edge Specified)



9.4.3 Square-wave output operation

A square wave with any frequency can be output at an interval determined by the value preset in the CR5n register. By setting the TMC5n.TOE5n bit to 1, the output status of the TO5n pin is inverted at an interval determined by the count value preset in the CR5n register. In this way, a square wave of any frequency can be output (duty = 50%) (n = 0, 1).

Setting method

<1> Set each register.

• TCL5n register: Selects the count clock (t).

• CR5n register: Compare value (N)

• TMC5n register: Stops count operation, selects the mode in which clear & start occurs on a match

between the TM5n register and CR5n register, sets initial value of timer output,

enables timer output F/F inversion operation, and enables timer output.

(TMC5n register = 00001011B or 00000111B)

• For the alternate-function pin settings, refer to Table 4-19 Settings When Port Pins Are Used for Alternate Functions.

- <2> When the TMC5n.TCE5n bit is set to 1, counting starts.
- <3> When the values of the TM5n register and CR5n register match, the timer output F/F is inverted. Moreover, the INTTM5n signal is generated and the TM5n register is cleared to 00H.
- <4> Then, the timer output F/F is inverted during the same interval and a square wave is output from the TO5n pin.

Frequency = 1/2t(N + 1): N = 00H to FFH

Caution Do not rewrite the value of the CR5n register during square-wave output.




Figure 9-4. Timing of Square-Wave Output Operation

9.4.4 8-bit PWM output operation

By setting the TMC5n.TMC5n6 bit to 1, 8-bit timer/event counter 5n performs PWM output.

Pulses with a duty factor determined by the value set in the CR5n register are output from the TO5n pin.

Set the width of the active level of the PWM pulse in the CR5n register. The active level can be selected using the TMC5n.TMC5n1 bit.

The count clock can be selected using the TCL5n register.

PWM output can be enabled/disabled by the TMC5n.TOE5n bit.

Caution The CR5n register rewrite interval must be three or more operation clocks (set by the TCL5n register).

Use method

<1> Set each register.

• TCL5n register: Selects the count clock (t).

CR5n register: Compare value (N)

• TMC5n register: Stops count operation, selects PWM mode, and leave timer output F/F

unchanged, sets active level, and enables timer output.

(TMC5n register = 01000001B or 01000011B)

• For the alternate-function pin settings, refer to Table 4-19 Settings When Port Pins Are Used for Alternate Functions.

<2> When the TMC5n.TCE5n bit is set to 1, counting starts.

PWM output operation

- <1> When counting starts, PWM output (output from the TO5n pin) outputs the inactive level until an overflow occurs.
- <2> When an overflow occurs, the active level set by setting method <1> is output. The active level is output until the value of the CR5n register and the count value of the TM5n register match. An interrupt request signal (INTTM5n) is generated.
- <3> When the value of the CR5n register and the count value of the TM5n register match, the inactive level is output and continues to be output until an overflow occurs again.
- <4> Then, steps <2> and <3> are repeated until counting is stopped.
- <5> When counting is stopped by clearing TCE5n bit to 0, PWM output becomes inactive.


Cycle = 256t, active level width = Nt, duty = N/256: N = 00H to FFH

Remarks 1. n = 0, 1

2. For the detailed timing, refer to Figure 9-5 Timing of PWM Output Operation and Figure 9-6 Timing of Operation Based on CR5n Register Transitions.

(a) Basic operation of PWM output

Figure 9-5. Timing of PWM Output Operation




(b) Operation based on CR5n register transitions

Figure 9-6. Timing of Operation Based on CR5n Register Transitions


When the value of the CR5n register changes from N to M before the rising edge of the FFH clock

→ The value of the CR5n register is transferred at the overflow that occurs immediately after.



When the value of the CR5n register changes from N to M after the rising edge of the FFH clock

→ The value of the CR5n register is transferred at the second overflow.



Caution In the case of reload from the CR5n register between <1> and <2>, the value that is actually used differs (Read value: M; Actual value of CR5n register: N).

9.4.5 Operation as interval timer (16 bits)

The 16-bit resolution timer/event counter mode is selected by setting the TMC51.TMC514 bit to 1.

8-bit timer/event counter 5n operates as an interval timer by repeatedly generating interrupts using the count value preset in 16-bit timer compare register 5 (CR5) as the interval.

Setting method

<1> Set each register.

• TCL50 register: Selects the count clock (t)

(The TCL51 register does not need to be set in cascade connection)

CR50 register: Compare value (N) ... Lower 8 bits (settable from 00H to FFH)
 CR51 register: Compare value (N) ... Higher 8 bits (settable from 00H to FFH)

• TMC50, TMC51 register: Selects the mode in which clear & start occurs on a match between TM5

register and CR5 register (x: don't care)

TMC50 register = 0000xx00B TMC51 register = 0001xx00B


- <2> Set the TMC51.TCE51 bit to 1. Then set the TMC50.TCE50 bit to 1 to start the count operation.
- <3> When the values of the TM5 register and CR5 register connected in cascade match, the INTTM50 signal is generated (the TM5 register is cleared to 0000H).
- <4> The INTTM50 signal is then generated repeatedly at the same interval.

Interval time =
$$(N + 1) \times t$$
: $N = 0000H$ to FFFFH

- Cautions 1. To write using 8-bit access during cascade connection, set the TCE51 bit to 1 at operation start and then set the TCE50 bit to 1. When operation is stopped, clear the TCE50 bit to 0 and then clear the TCE51 bit to 0.
 - During cascade connection, TI50 input, TO50 output, and the INTTM50 signal are used. Do not use TI51 input, TO51 output, and the INTTM51 signal; mask them instead (for details, refer to CHAPTER 20 INTERRUPT/EXCEPTION PROCESSING FUNCTION). Clear the LVS51, LVR51, TMC511, and TOE51 bits to 0.
 - 3. Do not change the value of the CR5 register during timer operation.

Figure 9-7 shows a timing example of the cascade connection mode with 16-bit resolution.

Figure 9-7. Cascade Connection Mode with 16-Bit Resolution



9.4.6 Operation as external event counter (16 bits)

The 16-bit resolution timer/event counter mode is selected by setting the TMC51.TMC514 bit to 1.

The external event counter counts the number of clock pulses input to the TI50 pin from an external source using 16-bit timer counter 5 (TM5).

Setting method

<1> Set each register.

• TCL50 register: Selects the TI50 pin input edge.

(The TCL51 register does not have to be set during cascade connection.)

Falling edge of TI50 pin \rightarrow TCL50 register = 00H Rising edge of TI50 pin \rightarrow TCL50 register = 01H

CR50 register: Compare value (N) ... Lower 8 bits (settable from 00H to FFH)
 CR51 register: Compare value (N) ... Higher 8 bits (settable from 00H to FFH)

• TMC50, TMC51 registers: Stops count operation, selects the clear & stop mode entered on a match

between the TM5 register and CR5 register, disables timer output F/F

inversion, and disables timer output.

(x: don't care)

TMC50 register = 0000xx00B

TMC51 register = 0001xx00B

- For the alternate-function pin settings, refer to Table 4-19 Settings When Port Pins Are Used for Alternate Functions.
- <2> Set the TMC51.TCE51 bit to 1. Then set the TMC50.TCE50 bit to 1 and count the number of pulses input from the TI50 pin.
- <3> When the values of the TM5 register and CR5 register connected in cascade match, the INTTM50 signal is generated (the TM5 register is cleared to 0000H).
- <4> The INTTM50 signal is then generated each time the values of the TM5 register and CR5 register match.

INTTM50 signal is generated when the valid edge of TI50 pin is input N + 1 times: N = 0000H to FFFFH

- Cautions 1. During external event counter operation, do not rewrite the value of the CR5n register.
 - 2. To write using 8-bit access during cascade connection, set the TCE51 bit to 1 and then set the TCE50 bit to 1. When operation is stopped, clear the TCE50 bit to 0 and then clear the TCE51 bit to 0 (n = 0, 1).
 - During cascade connection, TI50 input and the INTTM50 signal are used. Do not use TI51 input, TO51 output, and the INTTM51 signal; mask them instead (for details, refer to CHAPTER 20 INTERRUPT/EXCEPTION PROCESSING FUNCTION). Clear the LVS51, LVR51, TMC511, and TOE51 bits to 0.
 - 4. Do not change the value of the CR5 register during external event counter operation.

9.4.7 Square-wave output operation (16-bit resolution)

The 16-bit resolution timer/event counter mode is selected by setting the TMC51.TMC514 bit to 1.

8-bit timer/event counter 5n outputs a square wave of any frequency using the interval preset in 16-bit timer compare register 5 (CR5).

Setting method

<1> Set each register.

• TCL50 register: Selects the count clock (t)

(The TCL51 register does not have to be set in cascade connection)

CR50 register: Compare value (N) ... Lower 8 bits (settable from 00H to FFH)
 CR51 register: Compare value (N) ... Higher 8 bits (settable from 00H to FFH)

 TMC50, TCM51 registers: Stops count operation, selects the mode in which clear & start occurs on a match between the TM5 register and CR5 register.

LVS50	LVR50	Timer Output F/F Status Settings
1	0	High-level output
0	1	Low-level output

Enables timer output F/F inversion, and enables timer output.

- For the alternate-function pin settings, refer to Table 4-19 Settings When Port Pins Are Used for Alternate Functions.
- <2> Set the TMC51.TCE51 bit to 1. Then set the TMC50.TCE50 bit to 1 to start the count operation.
- <3> When the values of the TM5 register and the CR5 register connected in cascade match, the TO50 timer output F/F is inverted. Moreover, the INTTM50 signal is generated and the TM5 register is cleared to 0000H.
- <4> Then, the timer output F/F is inverted during the same interval and a square wave is output from the TO50 pin.

Frequency =
$$1/2t(N + 1)$$
: N = 0000H to FFFFH


Caution Do not write a different value to the CR5 register during operation.

9.4.8 Cautions

(1) Error on starting timer

An error of up to 1 clock occurs before the match signal is generated after the timer has been started. This is because the TM5n register is started asynchronously to the count pulse.

Figure 9-8. Count Start Timing of TM5n Register



CHAPTER 10 8-BIT TIMER H

In the V850ES/KJ1, two channels of 8-bit timer H are provided.

10.1 Functions

8-bit timer Hn has the following functions (n = 0, 1).

- Interval timer
- PWM output
- Square ware output
- Carrier generator mode

10.2 Configuration

8-bit timer Hn consists of the following hardware.


Table 10-1. Configuration of 8-Bit Timer Hn

Item	Configuration
Timer registers	8-bit timer counter Hn: 1 each
Register	8-bit timer H compare register n0 (CMPn0): 1 each 8-bit timer H compare register n1 (CMPn1): 1 each
Timer outputs	1 each (TOHn pin)
Control registers ^{Note}	8-bit timer H mode register n (TMHMDn) 8-bit timer H carrier control register n (TMCYCn)

Note To use the TOHn pin function, refer to Table 4-19 Settings When Port Pins Are Used for Alternate Functions.

The block diagram is shown below.


Figure 10-1. Block Diagram of 8-Bit Timer Hn



(1) 8-bit timer H compare register n0 (CMPn0)

The CMPn0 register can be read or written in 8-bit units.

After reset, CMPn0 is cleared to 00H.



Caution Rewriting the CMPn0 register during timer count operation is prohibited.

(2) 8-bit timer H compare register n1 (CMPn1)

The CMPn1 register can be read or written in 8-bit units.

After reset, CMPn1 is cleared to 00H.

7 6 5 4 3 2 1 0 CMPn1 (n = 0, 1)	After reso	et: 00H	R/W	Address:	CMP01 F	FFFF583H	H, CMP11	FFFF593	Н
	_	7	6	5	4	3	2	1	0
(n = 0, 1)	CMPn1								
	(n = 0, 1)								

The CMPn1 register can be rewritten during timer count operation.

In the carrier generator mode, after the CMPn1 register is set, if the count value of 8-bit timer counter Hn and the set value of the CMPn1 register match, an interrupt request signal (INTTMHn) is generated. At the same time, the value of 8-bit timer counter Hn is cleared to 00H.

If the set value of the CMPn1 register is rewritten during timer operation, the reload timing is when the count value of 8-bit timer counter Hn and the set value of the CMPn1 register match. If the transfer timing and write to the CMPn1 register from the CPU conflict, transfer is not performed.

Caution In the PWM output mode and carrier generator mode, be sure to set the CMPn1 register when starting the timer count operation (TMHMDn.TMHEn bit = 1) after the timer count operation was stopped (TMHEn bit = 0) (be sure to set again even if setting the same value to the CMPn1 register).

10.3 Registers

The registers that control 8-bit timer Hn are as follows.

- 8-bit timer H mode register n (TMHMDn)
- 8-bit timer H carrier control register n (TMCYCn)

Remarks 1. To use the TOHn pin function, refer to Table 4-19 Settings When Port Pins Are Used for Alternate Functions.

2.
$$n = 0, 1$$

(1) 8-bit timer H mode register n (TMHMDn)

The TMHMDn register controls the mode of 8-bit timer Hn. TMHMDn register can be read or written in 8-bit or 1-bit units. After reset, TMHMDn is cleared to 00H.

(a) 8-bit timer H mode register 0 (TMHMD0)

After reset: 00H R/W Address: FFFF580H <7> 6 5 4 3 2 <0> <1> TMHE0 TMHMD0 CKSH02 CKSH01 CKSH00 TMMD01 TMMD00 TOLEV0 TOEN0

TMHE0	8-bit timer H0 operation enable
0	Stop timer count operation (8-bit timer counter H0 = 00H)
1	Enable timer count operation (Counting starts when clock is input)

CKSH02	CKSH01	CKSH00	,	Selection of count clock				
			Count clock ^{Note}	fxx = 20 MHz	fxx = 16.0 MHz	fxx = 10.0 MHz		
0	0	0	fxx	Setting prohibited	Setting prohibited	100 ns		
0	0	1	fxx/2	100 ns	125 ns	200 ns		
0	1	0	fxx/4	200 ns	250 ns	400 ns		
0	1	1	fxx/16	800 ns	1 μs	1.6 μs		
1	0	0	fxx/64	1.6 <i>μ</i> s	4 μs	6.4 μs		
1	0	1	fxx/1024 51.2 μs 64 μs 102.4 μs					
Other than above			Setting prohibited					

TMMD01	TMMD00	8-bit timer H0 operation mode
0	0	Interval timer mode
0	1	Carrier generator mode
1	0	PWM output mode
1	1	Setting prohibited

TOLEV0	Timer output level control (default)
0	Low level
1	High level

TOEN0	Timer output control
0	Disable output
1	Enable output

Note Set so as to satisfy the following conditions.

REGC = V_{DD} = 4.0 to 5.5 V: Count clock \leq 10 MHz

REGC = Capacity, V_{DD} = 4.0 to 5.5 V: Count clock ≤ 5 MHz

REGC = V_{DD} = 2.7 to 4.0 V: Count clock \leq 5 MHz

Cautions 1. When the TMHE0 bit = 1, setting bits other than those of the TMHMD0 register is prohibited.

- 2. In the PWM output mode and carrier generator mode, be sure to set the CMP01 register when starting the timer count operation (TMHE0 bit = 1) after the timer count operation was stopped (TMHE0 bit = 0) (be sure to set again even if setting the same value to the CMP01 register).
- 3. When using the carrier generator mode, set 8-bit timer H0 count clock frequency to six times 8-bit timer/event counter 50 count clock frequency or higher.

(b) 8-bit timer H mode register 1 (TMHMD1)

After reset: 00H R/W Address: FFFFF590H

TMHMD1

<7>	6	5	4	3	2	<1>	<0>
TMHE1	CKSH12	CKSH11	CKSH10	TMMD11	TMMD10	TOLEV1	TOEN1

TMHE1	8-bit timer H1 operation enable
0	Stop timer count operation (8-bit timer counter H1 = 00H)
1	Enable timer count operation (Counting starts when clock is input)

CKSH12	CKSH11	CKSH10		Selection of count clock				
			Count clock ^{Note}	fxx = 20.0 MHz	fxx = 16.0 MHz	fxx = 10.0 MHz		
0	0	0	fxx	Setting prohibited	Setting prohibited	100 ns		
0	0	1	fxx/2 100 ns 125 ns 200 ns					
0	1	0	fxx/4 200 ns 250 ns 400 ns					
0	1	1	fxx/16 800 ns 1 μ s 1.6 μ s					
1	0	0	fxx/64 1.6 μ s 4 μ s 6.4 μ s					
1	0	1	fхт (subclock)					
Other than above			Setting prohibited					

TMMD11	TMMD10	8-bit timer H1 operation mode
0	0	Interval timer mode
0	1	Carrier generator mode
1	0	PWM output mode
1	1	Setting prohibited

TOLEV1	Timer output level control (default)
0	Low level
1	High level

TOEN1	Timer output control
0	Disable output
1	Enable output

Note Set so as to satisfy the following conditions.

REGC = V_{DD} = 4.0 to 5.5 V: Count clock \leq 10 MHz

REGC = Capacity, VDD = 4.0 to 5.5 V: Count clock ≤ 5 MHz

REGC = V_{DD} = 2.7 to 4.0 V: Count clock \leq 5 MHz

Cautions 1. When the TMHE1 bit = 1, setting bits other than those of the TMHMD1 register is prohibited.

- 2. In the PWM output mode and carrier generator mode, be sure to set the CMP11 register when starting the timer count operation (TMHE1 bit = 1) after the timer count operation was stopped (TMHE1 bit = 0) (be sure to set again even if setting the same value to the CMP11 register).
- 3. When using the carrier generator mode, set 8-bit timer H1 count clock frequency to six times 8-bit timer/event counter 51 count clock frequency or higher.

(2) 8-bit timer H carrier control register n (TMCYCn)

This register controls the 8-bit timer Hn remote control output and carrier pulse output status. TMCYCn register can be read or written in 8-bit or 1-bit units. The NRZn bit is a read-only bit. After reset, TMCYCn is cleared to 00H.

After res	After reset: 00H		R/W Address: TMCYC0 FFFFF581H, TMCYC1 FFFFF591H					
	7	6	5	4	3	2	1	<0>
TMCYCn	0	0	0	0	0	RMCn	NRZBn	NRZn
(n = 0, 1)								
	RMCn	NRZBn	RZBn Remote control output					
	0	0 Low-level output						
	0	1	High-level output					
	1	0	0 Low-level output					
	1	1 Carrier pulse output						
	NRZn	Carrier pulse output status flag						
	0	Carrier output disabled status (low-level status)						
	1	Carrier output enable status						

10.4 Operation

10.4.1 Operation as interval timer/square wave output

When the count value of 8-bit timer counter Hn and the set value of the CMPn0 register match, an interrupt request signal (INTTMHn) is generated and 8-bit timer counter Hn is cleared to 00H.

The CMPn1 register cannot be used in the interval timer mode. Even if the CMPn1 register is set, this has no effect on the timer output because matches between 8-bit timer counter Hn and the CMPn1 register are not detected.


A square wave of the desired frequency (duty = 50%) is output from the TOHn pin, by setting the TMHMDn.TOENn bit to 1.

(1) Usage method

The INTTMHn signal is repeatedly generated in the same interval.

<1> Set each register.

Figure 10-2. Register Settings in Interval Timer Mode



<2> When the TMHEn bit is set to 1, counting starts.

<3> When the count value of 8-bit timer counter Hn and the set value of the CMPn0 register match, the INTTMHn signal is generated and 8-bit timer counter Hn is cleared to 00H.


Interval time =
$$(N + 1)/f_{CNT}$$

<4> Then, the INTTMHn signal is generated in the same interval. To stop the count operation, clear the TMHEn bit to 0.

(2) Timing chart

The timing in the interval timer mode is as follows.

Figure 10-3. Timing of Interval Timer/Square Wave Output Operation (1/2)



- <1> When the TMHEn bit is set to 1, the count operation is enabled. The count clock starts counting no more than one clock after operation has been enabled.
- <2> When the count value of 8-bit timer counter Hn and the set value of the CMPn0 register match, the value of 8-bit timer counter Hn is cleared, the TOHn output level is inverted, and the INTTMHn signal is output.
- <3> The INTTMHn signal and TOHn output become inactive when the TMHEn bit is cleared to 0 during 8-bit timer Hn operation. If the level is already inactive, it remains unchanged.




Figure 10-3. Timing of Interval Timer/Square Wave Output Operation (2/2)

10.4.2 PWM output mode operation

In the PWM output mode, a pulse of any duty and cycle can be output.

The CMPn0 register controls the timer output (TOHn) cycle. Rewriting the CMPn0 register during timer operation is prohibited.

The CMPn1 register controls the timer output (TOHn) duty. The CMPn1 register can be rewritten during timer operation.

The operation in the PWM output mode is as follows.


After timer counting starts, when the count value of 8-bit timer counter Hn and the set value of the CMPn0 register match, the TOHn output becomes active and 8-bit timer counter Hn is cleared to 00H. When the count value of 8-bit timer counter Hn and the set value of the CMPn1 register match, TOHn output becomes inactive.

(1) Usage method

In the PWM output mode, a pulse of any duty and cycle can be output.

<1> Set each register.

Figure 10-4. Register Settings in PWM Output Mode



<2> When the TMHEn bit is set to 1, counting starts.

- <3> After the count operation is enabled, the first compare register to be compared is the CMPn0 register. When the count value of 8-bit timer counter Hn and the set value of the CMPn0 register match, 8-bit timer counter Hn is cleared, an interrupt request signal (INTTMHn) is generated, and the TOHn output becomes active. At the same time, the register that is compared with 8-bit timer counter Hn changes from the CMPn0 register to the CMPn1 register.
- <4> When the count value of 8-bit timer counter Hn and the set value of the CMPn1 register match, the TOHn output becomes inactive, and at the same time the register that is compared with 8-bit timer counter Hn changes from the CMPn1 register to the CMPn0 register. At this time, 8-bit timer counter Hn is not cleared and the INTTMHn signal is not generated.
- <5> A pulse of any duty can be obtained through the repetition of steps <3> and <4> above.
- <6> To stop the count operation, clear the TMHEn bit to 0.

Designating the set value of the CMPn0 register as (N), the set value of the CMPn1 register as (M), and the count clock frequency as fcnt, the PWM pulse output cycle and duty are as follows.

```
PWM pulse output cycle = (N + 1)/f_{CNT}
Duty = inactive width: Active width = (M + 1): (N + 1)
```

- Cautions 1. In the PWM output mode, three operating clocks (signal selected by CKSHn0 to CKSHn2 bits) are required for actual transfer of the new value to the register after the CMPn1 register has been rewritten.
 - Be sure to set the CMPn1 register when starting the timer count operation (TMHEn bit =
 after the timer count operation was stopped (TMHEn bit = 0) (be sure to set again even if setting the same value to the CMPn1 register).


(2) Timing chart

The operation timing in the PWM output mode is as follows.

Caution The set value (M) of the CMPn1 register and the set value (N) of the CMPn0 register must always be set within the following range.

 $00H \le CMPn1 (M) < CMPn0 (N) \le FFH$

Figure 10-5. Operation Timing in PWM Output Mode (1/4)



- <1> When the TMHEn bit is set to 1, counting starts. At this time TOHn output stays inactive (TOLEVn bit = 0).
- <2> When the count value of 8-bit timer counter Hn and the set value of the CMPn0 register match, the TOHn output level is inverted, 8-bit timer counter Hn is cleared, and the INTTMHn signal is output.
- <3> When the count value of 8-bit timer counter Hn and the set value of the CMPn1 register match, the TOHn output level is inverted. At this time, the value of 8-bit timer counter Hn is not cleared and the INTTMHn signal is not output.
- <4> When the TMHEn bit is cleared to 0 during 8-bit timer Hn operation, the INTTMHn signal and TOHn output becomes inactive.




Figure 10-5. Operation Timing in PWM Output Mode (2/4)




Figure 10-5. Operation Timing in PWM Output Mode (3/4)




Figure 10-5. Operation Timing in PWM Output Mode (4/4)

- <4> Even if the value of the CMPn1 register is changed, that value is latched and not transferred to the register. When the count value of 8-bit timer counter Hn and the set value of the CMPn1 register prior to the change match, the changed value is transferred to the CMPn1 register and the value of the CMPn1 register is changed (<2>').
 - However, three or more count clocks are required from the time the value of the CMPn1 register is changed until it is transferred to the register. Even if a match signal is generated within three count clocks, the changed value cannot be transferred to the register.
- <5> When the count value of 8-bit timer counter Hn matches the changed set value of the CMPn1 register, the TOHn output becomes inactive. 8-bit timer counter Hn is not cleared and the INTTMHn signal is not generated.
- <6> When the TMHEn bit is cleared to 0 during 8-bit timer Hn operation, the INTTMHn signal and TOHn output become inactive.

10.4.3 Carrier generator mode operation

The carrier clock generated by 8-bit timer Hn is output using the cycle set with 8-bit timer/event counter 5n.

In the carrier generator mode, 8-bit timer/event counter 5n is used to control the extent to which the carrier pulse of 8-bit timer Hn is output, and the carrier pulse is output from the TOHn output.

(1) Carrier generation

In the carrier generator mode, the CMPn0 register generates a waveform with the low-level width of the carrier pulse and the CMPn1 register generates a waveform with the high-level width of the carrier pulse.

During 8-bit timer Hn operation, the CMPn1 register can be rewritten, but rewriting of the CMPn0 register is prohibited.

(2) Carrier output control

Carrier output control is performed with the interrupt request signal (INTTM5n) of 8-bit timer/event counter 5n and the TMCYCn.NRZBn and TMCYCn.RMCn bits. The output relationships are as follows.

RMCn Bit	NRZBn Bit	Output		
0	0	Low level output		
0	1	High level output		
1	0	Low level output		
1	1	Carrier pulse output		

To control carrier pulse output during count operation, the TMCYCn.NRZn and TMCYCn.NRZBn bits have a master and slave bit configuration. The NRZn bit is read-only while the NRZBn bit can be read and written. The INTTM5n signal is synchronized with the 8-bit timer Hn clock and output as the INTTM5Hn signal. The INTTM5Hn signal becomes the data transfer signal of the NRZn bit and the value of the NRZBn bit is transferred to the NRZn bit. The transfer timing from the NRZBn bit to the NRZn bit is as follows.




Figure 10-6. Transfer Timing


- <1> The INTTM5n signal is synchronized with the count clock of 8-bit timer Hn and is output as the INTTM5Hn signal.
- <2> The value of the NRZBn bit is transferred to the NRZn bit at the second clock from the rising edge of the INTTM5Hn signal.
- Cautions 1. Do not rewrite the NRZBn bit again until at least the second clock after it has been rewritten, or else transfer from the NRZBn bit to the NRZn bit is not guaranteed.
 - 2. When using 8-bit timer/event counter 5n in the carrier generator mode, an interrupt occurs at the timing of <1>. An interrupt occurs at a different timing when it is used in other than the carrier generator mode.

(3) Usage method

Any carrier clock can be output from the TOHn pin.

<1> Set each register.

Figure 10-7. Register Settings in Carrier Generator Mode



- <2> When the TMHEn bit is set to 1, 8-bit timer Hn count operation starts.
- <3> When the TMC5n.TCE5n bit is set to 1, 8-bit timer/event counter 5n count operation starts.
- <4> After the count operation is enabled, the first compare register to be compared is the CMPn0 register. When the count value of 8-bit timer counter Hn and the set value of the CMPn0 register match, the INTTMHn signal is generated, 8-bit timer counter Hn is cleared, and at the same time, the register that is compared with 8-bit timer counter Hn changes from the CMPn0 register to the CMPn1 register.
- <5> When the count value of 8-bit timer counter Hn and the set value of the CMPn1 register match, the INTTMHn signal is generated, 8-bit timer counter Hn is cleared, and at the same time, the register that is compared with 8-bit timer counter Hn changes from the CMPn1 register to the CMPn0 register.
- <6> The carrier clock is obtained through the repetition of steps <4> and <5> above.
- <7> The INTTM5n signal is synchronized with 8-bit timer Hn and output as the INTTM5Hn signal. This signal becomes the data transfer signal of the NRZBn bit and the value of the NRZBn bit is transferred to the NRZn bit.
- <8> When the NRZn bit becomes high level, the carrier clock is output from the TOHn pin.
- <9> Any carrier clock can be obtained through the repetition of the above steps. To stop the count operation, clear the TMHEn bit to 0.

Designating the set value of the CMPn0 register as (N), the set value of the CMPn1 register as (M), and the count clock frequency as fcnt, the carrier clock output cycle and duty are as follows.

```
Carrier clock output cycle = (N + M + 2)/f_{CNT}
Duty = High level width: Carrier clock output width = (M + 1): (N + M + 2)
```

Caution Be sure to set the CMPn1 register when starting the timer count operation (TMHEn bit = 1) after the timer count operation was stopped (TMHEn bit = 0) (be sure to set again even if setting the same value to the CMPn1 register).

(4) Timing chart

The carrier output control timing is as follows.

- Cautions 1. Set the values of the CMPn0 and CMPn1 registers in the range of 01H to FFH.
 - In the carrier generator mode, three operating clocks (signal selected by the TMHMDn.CKSHn0 to TMHMDn.CKSHn2 bits) are required for actual transfer of the new value to the register after the CMPn1 register has been rewritten.
 - 3. Be sure to perform the TMCYCn.RMCn bit setting before the start of the count operation.
 - 4. When using the carrier generator mode, set the 8-bit timer Hn count clock frequency to six times the 8-bit timer/event counter 5n count clock frequency or higher.




Figure 10-8. Carrier Generator Mode (1/3)

- <1> When the TMHEn bit = 0 and the TCE5n bit = 0, the operation of 8-bit timer Hn is stopped.
- <2> When the TMHEn bit is set to 1, 8-bit timer Hn starts counting. The carrier clock is maintained inactive at this time.
- <3> When the count value of 8-bit timer counter Hn and the set value of the CMPn0 register match, the first INTTMHn signal is generated, the carrier clock signal is inverted, and the register that is compared with 8-bit timer counter Hn changes from the CMPn0 register to the CMPn1 register. 8-bit timer counter Hn is cleared to 00H.
- <4>> When the count value of 8-bit timer counter Hn and the set value of the CMPn1 register match, the INTTMHn signal is generated, the carrier clock signal is inverted, and the register that is compared with 8-bit timer counter Hn changes from the CMPn1 register to the CMPn0 register. 8-bit timer counter Hn is cleared to 00H. A carrier clock with a duty of 50% is generated through the repetition of steps <3> and <4>.
- <5> The INTTM5n signal is synchronized with 8-bit timer Hn and output as the INTTM5Hn signal.
- <6> The INTTM5Hn signal becomes the data transfer signal of the NRZBn bit, and the value of the NRZBn bit is transferred to the NRZn bit.
- <7> The TOHn output is made low level by clearing the NRZn bit = 0.




Figure 10-8. Carrier Generator Mode (2/3)

- <1> When the TMHEn bit = 0 and the TCE5n bit = 0, the operation of 8-bit timer Hn is stopped.
- <2> When the TMHEn bit is set to 1, 8-bit timer Hn starts counting. The carrier clock is maintained inactive at this time.
- <3> When the count value of 8-bit timer counter Hn and the set value of the CMPn0 register match, the first INTTMHn signal is generated, the carrier clock signal is inverted, and the register that is compared with 8-bit timer counter Hn changes from the CMPn0 register to the CMPn1 register. 8-bit timer counter Hn is cleared to 00H.
- <4> When the count value of 8-bit timer counter Hn and the set value of the CMPn1 register match, the INTTMHn signal is generated, the carrier clock signal is inverted, and the register that is compared with 8-bit timer counter Hn changes from the CMPn1 register to the CMPn0 register. 8-bit timer counter Hn is cleared to 00H. A carrier clock with a fixed duty (other than 50%) is generated through the repetition of steps <3> and <4>.
- <5> The INTTM5n signal is generated. This signal is synchronized with 8-bit timer Hn and output as the INTTM5Hn signal.
- <6> The carrier is output from the rising edge of the first carrier clock by setting the NRZn bit = 1.
- <7> By setting the NRZn bit = 0, the TOHn output is also maintained high level while the carrier clock is high level, and does not change to low level (the high level width of the carrier waveform is guaranteed through steps <6> and <7>).




Figure 10-8. Carrier Generator Mode (3/3)

- <1> When the TMHEn bit is set to 1, counting starts. The carrier clock is maintained inactive at this time.
- <2> When the count value of 8-bit timer counter Hn and the set value of the CMPn0 register match, 8-bit timer counter Hn is cleared to 00H and the INTTMHn signal is output.
- <3> The CMPn1 register can be rewritten during 8-bit timer Hn operation, but the changed value (L) is latched. The value of the CMPn1 register is changed when the count value of 8-bit timer counter Hn and the value of the CMPn1 register prior to the change (M) match (<3>').
- <4> When the count value of 8-bit timer counter Hn and the value (M) of the CMPn1 register match, the INTTMHn signal is output, the carrier signal is inverted, and 8-bit timer counter Hn is cleared to 00H.
- <5> The timing at which the count value of 8-bit timer counter Hn and the value of the CMPn1 register match again is the changed value (L).

CHAPTER 11 INTERVAL TIMER, WATCH TIMER

The V850ES/KJ1 includes interval timer BRG and a watch timer. Interval timer BRG can also be used as the source clock of the watch timer. The watch timer can also be used as interval timer WT.

Two interval timer channels and one watch timer channel can be used at the same time.

11.1 Interval Timer BRG

11.1.1 Functions

Interval timer BRG has the following functions.

• Interval timer BRG: An interrupt request signal (INTBRG) is generated at a specified

interval.

Generation of count clock for watch timer: When the main clock is used as the count clock for the watch timer,

a count clock (fBRG) is generated.

11.1.2 Configuration

The following shows the block diagram of interval timer BRG.

Clock 3-bit prescaler control fx/8 fx/4INTBRG Selector **f**BGCS 8-bit counter fx/2Clear Match Output ferg Count clock control for watch timer PRSCM register 2 **BGCE** TODIS BGCS1 BGCS0 PRSM register Internal bus Remark fx: Main clock oscillation frequency fagcs: Interval timer BRG count clock frequency Watch timer count clock frequency fBRG: INTBRG: Interval timer BRG interrupt request signal

Figure 11-1. Block Diagram of Interval Timer BRG

(1) Clock control

The clock control controls supply/stop of the operation clock of interval timer BRG.

(2) 3-bit prescaler

The 3-bit prescaler divides fx to generate fx/2, fx/4, and fx/8.

(3) Selector

The selector selects the count clock (fbgcs) for interval timer BRG from fx, fx/2, fx/4, and fx/8.

(4) 8-bit counter

The 8-bit counter counts the count clock (fBGCS).

(5) Output control

The output control controls supply of the count clock (fbrg) for the watch timer.

(6) PRSCM register

The PRSCM register is an 8-bit compare register that sets the interval time.

(7) PRSM register

The PRSM register controls the operation of interval timer BRG, the selector, and clock supply to the watch timer.

11.1.3 Registers

Interval timer BRG includes the following registers.

(1) Interval timer BRG mode register (PRSM)

PRSM controls the operation of interval timer BRG, selection of count clock, and clock supply to the watch timer.

This register can be read or written in 8-bit or 1-bit units.

After reset, PRSM is cleared to 00H.

After reset: 00H R/W		R/W	Address: F	FFFF8B0F	1			
	7	6	5	<4>	3	2	1	0
PRSM	0	0	0	BGCE	0	TODIS	BGCS1	BGCS0

BGCE	Control of interval timer operation
0	Operation stopped, 8-bit counter cleared to 01H
1	Operate

TODIS	Control of clock supply for watch timer						
0	Clock for watch timer not supplied						
1	Clock for watch timer supplied						

BGCS1	BGCS0	Selection of input clock (faces) ^{Note}							
			10 MHz	5 MHz	4 MHz				
0	0	fx	100 ns	200 ns	250 ns				
0	1	fx/2	200 ns	400 ns	500 ns				
1	0	fx/4	400 ns	800 ns	1 μs				
1	1	fx/8	800 ns	1.6 μs	2 μs				

Note Set these bits so that the following conditions are satisfied.

 $V_{DD} = 4.0$ to 5.5 V: fbgcs ≤ 10 MHz $V_{DD} = 2.7$ to 4.0 V: fbgcs ≤ 5 MHz

Cautions 1. Do not change the values of the TODIS, BGCS1, and BGCS0 bits while interval timer BRG is operating (BGCE bit = 1). Set the TODIS, BGCS1, and BGCS0 bits before setting (1) the BGCE bit.


2. When the BGCE bit is cleared (to 0), the 8-bit counter is cleared.

(2) Interval timer BRG compare register (PRSCM)

PRSCM is an 8-bit compare register.

This register can be read or written in 8-bit units.

After reset, PRSCM is cleared to 00H.



11.1.4 Operation

(1) Operation of interval timer BRG

Set the count clock by using the BGCS1 and BGCS0 bits of PRSM and the 8-bit compare value by using the PRSCM register.

When the PRSM.BGCE bit is set (1), interval timer BRG starts operating.

Each time the count value of the 8-bit counter and the set value in the PRSCM register match, an interrupt request signal (INTBRG) is generated. At the same time, the 8-bit counter is cleared to 00H and counting is continued.

The interval time can be obtained from the following equation.

Interval time = $2^m \times N/fx$

Remark m: Division value (set values of BGCS1 and BGCS0 bits) = 0 to 3

N: Set value in PRSCM register = 1 to 256 (when the set value in the PRSCM register is 00H, N = 256)

fx: Main clock oscillation frequency

(2) Count clock supply for watch timer

Set the count clock by using the BGCS1 and BGCS0 bits of PRSM and the 8-bit compare value by using the PRSCM register, so that the count clock frequency (fbRG) of the watch timer is 32.768 kHz. Set (1) the PRSM.TODIS bit at the same time.

When the PRSM.BGCE bit is set (1), fBRG is supplied to the watch timer.

fbrg is obtained from the following equation.

$$f_{BRG} = f_X/(2^{m+1} \times N)$$

To set f_{BRG} to 32.768 kHz, perform the following calculation to set the BGCS1 and BGCS0 bits and the PRSCM register.

- <1> Set N = fx/65,536 (round off the decimal) to set m = 0.
- <2> If N is even, N = N/2 and m = m + 1
- <3> Repeat step <2> until N is even or m = 3
- <4> Set N to the PRSCM register and m to the BGCS1 and BGCS0 bits.

Example: When fx = 4.00 MHz

- <1> N = 4,000,000/65,536 = 61 (round off the decimal), m = 0
- <2>, <3> Since N is odd, the values remain as N = 61, m = 0
- <4> The set value in the PRSCM register: 3DH (61), the set values in the BGCS1 and BGCS0 bits: 00

Remark m: Divided value (set value in the BGCS1 and BGCS0 bits) = 0 to 3

N: Set value in PRSCM register = 1 to 256 (when the set value in the PRSCM register is 00H, N = 256)

fx: Main clock oscillation frequency

11.2 Watch Timer

11.2.1 Functions

The watch timer has the following functions.


- Watch timer: An interrupt request signal (INTWT) is generated at time intervals of 0.5 or 0.25 seconds by using the main clock or subclock.
- Interval timer: An interrupt request signal (INTWTI) is generated at the preset time interval.

The watch timer and interval timer functions can be used at the same time.

11.2.2 Configuration

The following shows the block diagram of the watch timer.

Figure 11-2. Block Diagram of Watch Timer



(1) 11-bit prescaler

The 11-bit prescaler generates a clock of fw/2⁴ to fw/2¹¹ by dividing fw.

(2) 5-bit counter

The 5-bit counter generates the watch timer interrupt request signal (INTWT) at intervals of $2^4/\text{fw}$, $2^5/\text{fw}$, $2^{13}/\text{fw}$, or $2^{14}/\text{fw}$ by counting fw or fw/ 2^9 .

(3) Selectors

The watch timer has the following four selectors.

- Selector that selects the main clock (the clock from interval timer BRG (fBRG)) or the subclock (fxT) as the clock for the watch timer.
- Selector that selects fw or fw/29 as the count clock frequency of the 5-bit counter
- Selector that selects 2⁴/fw or 2¹³/fw, or 2⁵/fw or 2¹⁴/fw as the INTWT signal generation time interval.
- Selector that selects the generation time interval of the interval timer WT interrupt request signal (INTWTI) from 2⁴/fw to 2¹¹/fw.

(4) 8-bit counter

The 8-bit counter counts the count clock (fBGCS).

(5) WTM register

The WTM register is an 8-bit register that controls the operation of the watch timer/interval timer WT and sets the interval of interrupt request signal generation.

11.2.3 Registers

The watch timer includes the following register.

(1) Watch timer operation mode register (WTM)

This register enables or disables the count clock and operation of the watch timer, sets the interval time of the 11-bit prescaler, controls the operation of the 5-bit counter, and sets the timer of watch timer interrupt request signal (INTWT) generation.

The WTM register can be read or written in 8-bit or 1-bit units.

After reset, WTM is cleared to 00H.

After reset: 00H R/W Address: FFFF680H

 7
 6
 5
 4
 3
 2
 <1>
 <0>

 WTM
 WTM7
 WTM6
 WTM5
 WTM4
 WTM3
 WTM2
 WTM1
 WTM0

WTM7	WTM6	WTM5	WTM4	Selection of interval time of prescaler
0	0	0	0	2^4 /fw (488 μ s: fw = fxT)
0	0	0	1	2 ⁵ /fw (977 μs: fw = fxτ)
0	0	1	0	2 ⁶ /fw (1.95 ms: fw = fxT)
0	0	1	1	2 ⁷ /fw (3.91 ms: fw = fxT)
0	1	0	0	28/fw (7.81 ms: fw = fxT)
0	1	0	1	2 ⁹ /fw (15.6 ms: fw = fxT)
0	1	1	0	2 ¹⁰ /fw (31.3 ms: fw = fxт)
0	1	1	1	2 ¹¹ /fw (62.5 ms: fw = fxt)
1	0	0	0	$2^4/\text{fw}$ (488 μ s: fw = fBRG)
1	0	0	1	2^{5} /fw (977 μ s: fw = f _{BRG})
1	0	1	0	2 ⁶ /fw (1.95 ms: fw = f _{BRG})
1	0	1	1	2 ⁷ /fw (3.91 ms: fw = f _{BRG})
1	1	0	0	28/fw (7.81 ms: fw = fBRG)
1	1	0	1	2 ⁹ /fw (15.6 ms: fw = f _{BRG})
1	1	1	0	2 ¹⁰ /fw (31.3 ms: fw = f _{BRG})
1	1	1	1	2 ¹¹ /fw (62.5 ms: fw = f _{BRG})

WTM7	WTM3	WTM2	Selection of set time of watch flag
0	0	0	2^{14} /fw (0.5 s: fw = fxT)
0	0	1	2^{13} /fw (0.25 s: fw = fxT)
0	1	0	2^{5} /fw (977 μ s: fw = fx τ)
0	1	1	2^4 /fw (488 μ s: fw = fxT)
1	0	0	2^{14} /fw (0.5 s: fw = fbrg)
1	0	1	2 ¹³ /fw (0.25 s: fw = fbrg)
1	1	0	2 ⁵ /fw (977 μs: fw = f _{BRG})
1	1	1	2^4 /fw (488 μ s: fw = fBRG)

WTM1	Control of 5-bit counter operation							
0	Clear after operation stops							
1	Start							

WTM0	Watch timer operation enable
0	Stop operation (clear both prescaler and 5-bit counter)
1	Enable operation

Caution Rewrite the WTM2 to WTM7 bits while both the WTM0 and WTM1 bits are 0.

Remarks 1. fw: Watch timer clock frequency

2. Values in parentheses apply when fw = 32.768 kHz

11.2.4 Operation

(1) Operation as watch timer

The watch timer generates an interrupt request at fixed time intervals. The watch timer operates using time intervals of 0.25 or 0.5 seconds with the subclock (32.768 kHz).

The count operation starts when the WTM.WTM0 and WTM.WTM1 bits are set to 11. When these bits are cleared to 00, the 10-bit prescaler and 5-bit counter are cleared and the count operation stops.

The 5-bit counter can be cleared to synchronize the time by clearing the WTM1 bit to 0 when the watch timer and interval timer WT operate simultaneously. At this time, an error of up to 15.6 ms may occur in the watch timer, but interval timer WT is not affected.

(2) Operation as interval timer

The watch timer can also be used as an interval timer that repeatedly generates an interrupt request signal (INTWTI) at intervals specified by a count value set in advance.

The interval time can be selected by the WTM.WTM4 to WTM.WTM7 bits.

Table 11-1. Interval Time of Interval Timer

WTM7	WTM6	WTM5	WTM4		Interval Time		
0	0	0	0	$2^4 \times 1/\text{fw}$ 488 μ s (operating at fw = fxT = 32.768 kHz)			
0	0	0	1	2 ⁵ × 1/fw	977 μs (operating at fw = fxτ = 32.768 kHz)		
0	0	1	0	2 ⁶ × 1/fw	1.95 ms (operating at fw = fxt = 32.768 kHz)		
0	0	1	1	2 ⁷ × 1/fw	3.91 ms (operating at fw = fxt = 32.768 kHz)		
0	1	0	0	2 ⁸ × 1/fw	7.81 ms (operating at fw = fxt = 32.768 kHz)		
0	1	0	1	2° × 1/fw	15.6 ms (operating at fw = fxt = 32.768 kHz)		
0	1	1	0	$2^{10} \times 1/f_W$	31.3 ms (operating at fw = fxt = 32.768 kHz)		
0	1	1	1	$2^{11} \times 1/f_W$	62.5 ms (operating at fw = fxt = 32.768 kHz)		
1	0	0	0	$2^4 \times 1/f_W$	488 μs (operating at fw = fвrg = 32.768 kHz)		
1	0	0	1	$2^5 \times 1/f_W$	977 μ s (operating at fw = f _{BRG} = 32.768 kHz)		
1	0	1	0	$2^6 \times 1/f_W$	1.95 ms (operating at fw = fBRG = 32.768 kHz)		
1	0	1	1	2 ⁷ × 1/fw	3.91 ms (operating at fw = fBRG = 32.768 kHz)		
1	1	0	0	$2^8 \times 1/f_W$	7.81 ms (operating at fw = fBRG = 32.768 kHz)		
1	1	0	1	2 ⁹ × 1/fw	15.6 ms (operating at fw = f _{BRG} = 32.768 kHz)		
1	1	1	0	2 ¹⁰ × 1/fw	31.3 ms (operating at fw = fBRG = 32.768 kHz)		
1	1	1	1	2 ¹¹ × 1/fw	62.5 ms (operating at fw = fBRG = 32.768 kHz)		

Remark fw: Watch timer clock frequency





Figure 11-3. Operation Timing of Watch Timer/Interval Timer

11.3 Cautions

(1) Operation as watch timer

Some time is required before the first watch timer interrupt request (INTWT) is generated after operation is enabled (WTM.WTM1 and WTM.WTM0 bits = 11).

Figure 11-4. Example of Generation of Watch Timer Interrupt Request (INTWT) (When Interrupt Period = 0.5 s)



(2) When watch timer and interval timer BRG operate simultaneously

When using the subclock as the count clock for the watch timer, the interval time of interval timer BRG can be set to any value. Changing the interval time does not affect the watch timer (before changing the interval time, stop operation).

When using the main clock as the count clock for the watch timer, set the interval time of interval timer BRG to approximately 65,536 Hz. Do not change this value.

(3) When interval timer BRG and interval timer WT operate simultaneously

When using the subclock as the count clock for interval timer WT, the interval times of interval timers BRG and WT can be set to any values. They can also be changed later (before changing the value, stop operation). When using the main clock as the count clock for interval timer WT, the interval time of interval timer BRG can be set to any value, but cannot be changed later (it can be changed only when interval timer WT stops operation). The interval time of interval timer WT can be set to \times 2 5 to \times 2 12 of the set value of interval timer BRG. It can also be changed later.

(4) When watch timer and interval timer WT operate simultaneously

The interval time of interval timer WT can be set to a value between 488 μ s and 62.5 ms. It cannot be changed later.

Do not stop interval timer WT (clear (0) the WTM.WTM0 bit) while the watch timer is operating. If the WTM0 bit is set (1) after it had been cleared (0), the watch timer will have a discrepancy of up to 0.5 or 0.25 seconds.

(5) When watch timer, interval timer BRG, and interval timer WT operate simultaneously

When using the subclock as the count clock for the watch timer, the interval times of interval timers BRG and WT can be set to any values. The interval time of interval timer BRG can be changed later (before changing the value, stop operation).

When using the main clock as the count clock for the watch timer, set the interval time of interval timer BRG to approximately 65,536 Hz. It cannot be changed later. The interval time of interval timer WT can be set to a value between 488 μ s and 62.5 ms. It cannot be changed later.

Do not stop interval timer BRG (clear (0) the PRSM.BGCE bit) or interval timer WT (clear (0) the WTM.WTM0 bit) while the watch timer is operating.

CHAPTER 12 WATCHDOG TIMER FUNCTIONS

12.1 Watchdog Timer 1

12.1.1 Functions

Watchdog timer 1 has the following operation modes.

- · Watchdog timer
- Interval timer

The following functions are realized from the above-listed operation modes.

- Generation of non-maskable interrupt request signal (INTWDT1) upon overflow of watchdog timer 1^{Note}
- Generation of system reset signal (WDTRES1) upon overflow of watchdog timer 1
- Generation of maskable interrupt request signal (INTWDTM1) upon overflow of interval timer

Note For non-maskable interrupt servicing due to non-maskable interrupt request signal (INTWDT1, INTWDT2), refer to **20.10 Cautions**.

Remark Select whether to use watchdog timer 1 in the watchdog timer 1 mode or the interval timer mode with the WDTM1 register.




Figure 12-1. Block Diagram of Watchdog Timer 1

12.1.2 Configuration

Watchdog timer 1 consists of the following hardware.

Table 12-1. Configuration of Watchdog Timer 1

Item	Configuration
Control register	Watchdog timer clock selection register (WDCS) Watchdog timer mode register 1 (WDTM1)

12.1.3 Registers

The registers that control watchdog timer 1 are as follows.

- Watchdog timer clock selection register (WDCS)
- Watchdog timer mode register 1 (WDTM1)

(1) Watchdog timer clock selection register (WDCS)

This register sets the overflow time of watchdog timer 1 and the interval timer.

The WDCS register can be read or written in 8-bit or 1-bit units.

After reset, WDCS is cleared to 00H.

	7	6	5	4	3	2	1	0
WDCS	0	0	0	0	0 \	VDCS2	WDCS1	WDCS0
		l						
	WDCS2	WDCS1	WDCS0	Overflow	time of wat	chdog tir	mer 1/inter	val timer
						f	xw	
					4 MHz	5 N	ИНz	10 MHz
	0	0	0	2 ¹³ /fxw	2.048 m	s 1.6	38 ms	0.819 ms
	0	0	1	2 ¹⁴ /fxw	4.096 m	s 3.2	77 ms	1.638 ms
	0	1	0	2 ¹⁵ /fxw	8.192 m	s 6.5	54 ms	3.277 ms
	0	1	1	2 ¹⁶ /fxw	16.38 m	s 13.	11 ms	6.554 ms
	1	0	0	2 ¹⁷ /fxw	32.77 m	s 26.	21 ms	13.11 ms
	1	0	1	2 ¹⁸ /fxw	65.54 m	s 52.	43 ms	26.2 ms
	1	1	0	2 ¹⁹ /fxw	131.1 m	s 104	1.9 ms	52.43 ms
	1	1	1	2 ²¹ /fxw	524.3 m	s 419	9.4 ms	209.7 ms

(2) Watchdog timer mode register 1 (WDTM1)

This register sets the watchdog timer 1 operation mode and enables/disables count operations.

This register is a special register that can be written only in a special sequence (refer to **3.4.7 Special registers**).

The WDTM1 register can be read or written in 8-bit or 1-bit units.

After reset, WDTM1 is cleared to 00H.

Caution When the main clock is stopped and the CPU is operating on the subclock, do not access the WDTM1 register using an access method that causes a wait.

For details, refer to 3.4.8 (2).

After reset: 00H R/W Address: FFFF6C2H

<7> 6 5 4 3 2 1 0
WDTM1 RUN1 0 0 WDTM14 WDTM13 0 0 0

RUN1	Selection of operation mode of watchdog timer 1 ^{Note 1}							
0	Stop counting							
1	Clear counter and start counting							

WDTM14	WDTM13	Selection of operation mode of watchdog timer 1 ^{Note 2}
0	0	Interval timer mode
0	1	(Upon overflow, maskable interrupt INTWDTM1 is generated.)
1	0	Watchdog timer mode 1 ^{Note 3} (Upon overflow, non-maskable interrupt INTWDT1 is generated.)
1	1	Watchdog timer mode 2 (Upon overflow, reset operation WDTRES1 is started.)

Notes 1. Once the RUN1 bit is set (to 1), it cannot be cleared (to 0) by software. Therefore, when counting is started, it cannot be stopped except reset.

- 2. Once the WDTM13 and WDTM14 bits are set (to 1), they cannot be cleared (to 0) by software and can be cleared only by reset.
- **3.** For non-maskable interrupt servicing due to non-maskable interrupt request signal (INTWDT1), refer to **20.10 Cautions**.

12.1.4 Operation

(1) Operation as watchdog timer 1

Watchdog timer 1 operation to detect a program loop is selected by setting the WDTM1.WDTM14 bit to 1.

The count clock (program loop detection time interval) of watchdog timer 1 can be selected using the WDCS.WDCS0 to WDCS.WDCS2 bits. The count operation is started by setting the WDTM1.RUN1 bit to 1. When, after the count operation is started, the RUN1 bit is again set to 1 within the set program loop detection time interval, watchdog timer 1 is cleared and the count operation starts again.

If the program loop detection time is exceeded without RUN1 bit being set to 1, reset signal (WDTRES1) through the value of the WDTM1.WDTM13 bit or a non-maskable interrupt request signal (INTWDT1) is generated.

The count operation of watchdog timer 1 stops in the STOP mode and IDLE mode. Set the RUN1 bit to 1 before the STOP mode or IDLE mode is entered in order to clear watchdog timer 1.

Because watchdog timer 1 operates in the HALT mode, make sure that an overflow will not occur during HALT.

- Cautions 1. When the subclock is selected for the CPU clock, the count operation of watchdog timer 1 is stopped (the value of watchdog timer 1 is maintained).
 - 2. For non-maskable interrupt servicing due to the INTWDT1 signal, refer to 20.10 Cautions.

Table 12-2. Program Loop Detection Time of Watchdog Timer 1

Clock	Program Loop Detection Time						
	fxw = 4 MHz	fxw = 5 MHz	fxw = 10 MHz				
2 ¹³ /fxw	2.048 ms	1.638 ms	0.819 ms				
2 ¹⁴ /fxw	4.096 ms	3.277 ms	1.683 ms				
2 ¹⁵ /fxw	8.192 ms	6.554 ms	3.277 ms				
2 ¹⁶ /fxw	16.38 ms	13.11 ms	6.554 ms				
2 ¹⁷ /fxw	32.77 ms	26.21 ms	13.11 ms				
2 ¹⁸ /fxw	65.54 ms	52.43 ms	26.21 ms				
2 ¹⁹ /fxw	131.1 ms	104.9 ms	52.43 ms				
2 ²¹ /fxw	524.3 ms	419.4 ms	209.7 ms				

Remark fxw = fx: Watchdog timer 1 clock frequency

(2) Operation as interval timer

Watchdog timer 1 can be made to operate as an interval timer that repeatedly generates interrupts using the count value set in advance as the interval, by clearing the WDTM1.WDTM14 bit to 0.

When watchdog timer 1 operates as an interval timer, the interrupt mask flag (WDTMK) and priority specification flags (WDTPR0 to WDTPR2) of the WDTIC register are valid and maskable interrupt request signals (INTWDTM1) can be generated. The default priority of the INTWDTM1 signal is set to the highest level among the maskable interrupt request signals.

The interval timer continues to operate in the HALT mode, but it stops operating in the STOP mode and the IDLE mode.

- Cautions 1. Once the WDTM14 bit is set to 1 (thereby selecting the watchdog timer 1 mode), the interval timer mode is not entered as long as reset is not performed.
 - 2. When the subclock is selected for the CPU clock, the count operation of the watchdog timer 1 stops (the value of the watchdog timer is maintained).

Table 12-3. Interval Time of Interval Timer

Clock	Interval Time						
	fxw = 4 MHz	fxw = 5 MHz	fxw = 10 MHz				
2 ¹³ /fxw	2.048 ms	1.638 ms	0.819 ms				
2 ¹⁴ /fxw	4.096 ms	3.277 ms	1.638 ms				
2 ¹⁵ /fxw	8.192 ms	6.554 ms	3.277 ms				
2 ¹⁶ /fxw	16.38 ms	13.11 ms	6.554 ms				
2 ¹⁷ /fxw	32.77 ms	26.21 ms	13.11 ms				
2 ¹⁸ /fxw	65.54 ms	52.43 ms	26.21 ms				
2 ¹⁹ /fxw	131.1 ms	104.9 ms	52.43 ms				
2 ²¹ /fxw	524.3 ms	419.4 ms	209.7 ms				

Remark fxw = fx: Watchdog timer 1 clock frequency

12.2 Watchdog Timer 2

12.2.1 Functions

Watchdog timer 2 has the following functions.

- Default start watchdog timer^{Note 1}
 - → Reset mode: Reset operation upon overflow of watchdog timer 2 (generation of WDTRES2 signal)
 - → Non-maskable interrupt request mode: NMI operation upon overflow of watchdog timer 2 (generation of INTWDT2 signal) Note 2
- Input selectable from main clock and subclock as the source clock
 - Notes 1. Watchdog timer 2 automatically starts in the reset mode following reset release.

When watchdog timer 2 is not used, either stop its operation before reset is executed through this function, or clear once watchdog timer 2 and stop it within the next interval time.

- Also, write to the WDTM2 register for verification purposes only once, even if the default settings (reset mode, interval time: $fxx/2^{25}$) need not be changed.
- 2. For non-maskable interrupt servicing due to a non-maskable interrupt request signal (INTWDT2), refer to 20.10 Cautions.




Figure 12-2. Block Diagram of Watchdog Timer 2

12.2.2 Configuration

Watchdog timer 2 consists of the following hardware.

Table 12-4. Configuration of Watchdog Timer 2

Item	Configuration
Control register	Watchdog timer mode register 2 (WDTM2) Watchdog timer enable register (WDTE)

12.2.3 Registers

(1) Watchdog timer mode register 2 (WDTM2)

This register sets the overflow time and operation clock of watchdog timer 2.

The WDTM2 register can be read or written in 8-bit units. This register can be read any number of times, but it can be written only once following reset release.

After reset, WDTM2 is set to 67H.

Caution When the main clock is stopped and the CPU is operating on the subclock, do not access the WDTM2 register using an access method that causes a wait.

For details, refer to 3.4.8 (2).

After res	et: 67H	R/W	Address: F	FFFF6D0l	4			
	7	6	5	4	3	2	1	0
WDTM2	0	WDM21	WDM20	WDCS24	WDCS23	WDCS22	WDCS21	WDCS20
	WDM21	WDM20	Selection	n of opera	tion mode o	of watchdo	g timer 2	
	0	0	Stops ope	eration				
	0	1	Non-mask	able interru	ıpt request	mode (gen	eration of I	NTWDT2)
1 –			Reset mode (generation of WDTRES2)					

- Cautions 1. To stop the operation of watchdog timer 2, write "1FH" to the WDTM2 register.
 - 2. For details about bits WDCS0 to WDCS4, refer to Table 12-5 Watchdog Timer 2 Clock Selection.
 - 3. If the WDTM2 register is written twice after a reset, an overflow signal is forcibly output.


Table 12-5. Watchdog Timer 2 Clock Selection

WDCS24	WDCS23	WDCS22	WDCS21	WDCS20	Selected Clock	fxx = 20 MHz	fxx = 16 MHz	fxx = 10 MHz
0	0	0	0	0	2 ¹⁸ /fxx	13.1 ms	16.4 ms	26.2 ms
0	0	0	0	1	2 ¹⁹ /fxx	26.2 ms	32.8 ms	52.4 ms
0	0	0	1	0	2 ²⁰ /fxx	52.4 ms	65.5 ms	104.9 ms
0	0	0	1	1	2 ²¹ /fxx	104.9 ms	131.1 ms	209.7 ms
0	0	1	0	0	2 ²² /fxx	209.7 ms	262.1 ms	419.4 ms
0	0	1	0	1	2 ²³ /fxx	419.4 ms	524.3 ms	838.9 ms
0	0	1	1	0	2 ²⁴ /fxx	838.9 ms	1048.6 ms	1677.7 ms
0	0	1	1	1	2 ²⁵ /fxx	1677.7 ms	2097.2 ms	3355.4 ms
0	1	0	0	0	2°/fxT	15.625 ms (fxt =	= 32.768 kHz)	
0	1	0	0	1	2 ¹⁰ /fxT	31.25 ms (fxT = 32.768 kHz)		
0	1	0	1	0	2 ¹¹ /fxT	62.5 ms (fxt = 32.768 kHz)		
0	1	0	1	1	2 ¹² /fxT	125 ms (fxт = 32	2.768 kHz)	
0	1	1	0	0	2 ¹³ /fxT	250 ms (fxt = 32	2.768 kHz)	
0	1	1	0	1	2 ¹⁴ /fxT	500 ms (fxT = 32.768 kHz)		
0	1	1	1	0	2 ¹⁵ /fxT	1000 ms (fxt = 32.768 kHz)		
0	1	1	1	1	2 ¹⁶ /fxT	2000 ms (fxt = 32.768 kHz)		
1	×	×	×	×	Operation stoppe	d		

(2) Watchdog timer enable register (WDTE)

The counter of watchdog timer 2 is cleared and counting restarted by writing "ACH" to the WDTE register. The WDTE register can be read or written in 8-bit units.

After reset, WDTE is set to 9AH.



Cautions 1. When a value other than "ACH" is written to the WDTE register, an overflow signal is forcibly output.

- 2. When a 1-bit memory manipulation instruction is executed for the WDTE register, an overflow signal is forcibly output.
- 3. The read value of the WDTE register is always "9AH" (value that differs from written value "ACH").

12.2.4 Operation

Watchdog timer 2 automatically starts in the reset mode following reset release.

The WDTM2 register can be written to only once following reset through byte access. To use watchdog timer 2, write the operation mode and the interval time to the WDTM2 register using 8-bit memory manipulation instructions. After this is done, the operation of watchdog timer 2 cannot be stopped.

The watchdog timer 2 program loop detection time interval can be selected by the WDTM2.WDCS24 to WDTM2.WDCS20 bits. Writing ACH to the WDTE register clears the counter of watchdog timer 2 and starts the count operation again. After the count operation starts, write ACH to the WDTE register within the set program loop detection time interval.

If the program loop detection time is exceeded without ACH being written to the WDTE register, a reset signal (WDTRES2) or non-maskable interrupt request signal (INTWDT2) is generated depending on the set value of the WDTM2.WDM21 and WDTM2.WDM20 bits.

To not use watchdog timer 2, write 1FH to the WDTM2 register.

For non-maskable interrupt servicing when the non-maskable interrupt request mode is set, refer to **20.10 Cautions**.

If the main clock is selected as the source clock of watchdog timer 2, the watchdog timer stops operation in the IDLE/STOP mode. Therefore, clear watchdog timer 2 by writing ACH to the WDTE register before the IDLE/STOP mode is set.

Because watchdog timer 2 operates in the HALT mode or when the subclock is selected as its source clock in the IDLE/STOP mode, exercise care that the timer does not overflow in the HALT mode.

CHAPTER 13 REAL-TIME OUTPUT FUNCTION (RTO)

13.1 Function

The real-time output function (RTO) transfers preset data to the RTBLn and RTBHn registers, and then transfers this data with hardware to an external device via the real-time output latches, upon occurrence of a timer interrupt. The pins through which the data is output to an external device constitute a port called a real-time output port.


Because RTO can output signal without jitter, it is suitable for controlling a stepping motor.

In the V850ES/KJ1, two 6-bit real-time output port channels are provided.

The real-time output port can be set in the port mode or real-time output port mode in 1-bit units.

The block diagram of RTO is shown below.

Figure 13-1. Block Diagram of RTO



13.2 Configuration

RTO consists of the following hardware.

Table 13-1. Configuration of RTO

Item	Configuration
Registers	Real-time output buffer register n (RTBLn, RTBHn)
Control registers	Real-time output port mode register n (RTPMn) Real-time output port control register n (RTPCn)

(1) Real-time output buffer register n (RTBLn, RTBHn)

RTBLn and RTBHn are 4-bit registers that hold output data in advance.

These registers are mapped to independent addresses in the peripheral I/O register area.

They can be read or written in 8-bit or 1-bit units.

If an operation mode of 4 bits \times 1 channel or 2 bits \times 1 channel is specified (RTPCn.BYTEn bit = 0), data can be individually set to the RTBLn and RTBHn registers. The data of both these registers can be read at once by specifying the address of either of these registers.

If an operation mode of 6 bits \times 1 channel is specified (BYTEn bit = 1), 8-bit data can be set to both the RTBLn and RTBHn registers by writing the data to either of these registers. Moreover, the data of both these registers can be read at once by specifying the address of either of these registers.

Table 13-2 shows the operation when the RTBLn and RTBHn registers are manipulated.




Table 13-2. Operation During Manipulation of RTBLn and RTBHn Registers

Operation Mode	Register to Be	Re	ead	Write ^{Note}		
	Manipulated	Higher 4 bits	Lower 4 bits	Higher 4 bits	Lower 4 bits	
4 bits \times 1 channel, 2 bits \times	RTBLn	RTBHn	RTBLn	Invalid	RTBLn	
1 channel	RTBHn	RTBHn	RTBLn	RTBHn	Invalid	
6 bits × 1 channel	RTBLn	RTBHn	RTBLn	RTBHn	RTBLn	
	RTBHn	RTBHn	RTBLn	RTBHn	RTBLn	

Note After setting the real-time output port, set output data to the RTBLn and RTBHn registers by the time a real-time output trigger is generated.

13.3 Registers

RTO is controlled using the following two types of registers.

- Real-time output port mode register n (RTPMn)
- Real-time output port control register n (RTPCn)

(1) Real-time output port mode register n (RTPMn)

This register selects the real-time output port mode or port mode in 1-bit units.

The RTPMn register can be read or written in 8-bit or 1-bit units.

After reset, RTPMn is cleared to 00H.

After res	et: 00H	R/W	Address: R	RTPMO FF	FFF6E4H,	RTPM1 FF	FFFF6F4H	
	7	6	5	4	3	2	1	0
RTPMn	0	0	RTPMn5	RTPMn4	RTPMn3	RTPMn2	RTPMn1	RTPMn0
(n = 0, 1)								
	RTPMnm		Contr	ol of real-ti	me output	port (m = 0	to 5)	
	0 Real-time output disabled							
	1	1 Real-time output enabled						

- Cautions 1. To reflect real-time output signals (RTPOUTn0 to RTPOUTn5) to the pins (RTPn0 to RTPn5), set them to the real-time output port with the PMC5, PMC6, PFC5, and PFC6 registers.
 - 2. By enabling real-time output operation (RTPCn.RTPOEn bit = 1), the bits specified as real-time output enabled perform real-time output, and the bits specified as real-time output disabled output 0.
 - If real-time output is disabled (RTPOEn bit = 0), real-time output signals (RTPOUTn0 to RTPOUTn5) all output 0, regardless of the RTPMn register setting.

(2) Real-time output port control register n (RTPCn)

RTPCn are registers used to set the operation mode and output trigger of the real-time output port.

The relationship between the operation mode and output trigger of the real-time output port is as shown in Tables 13-3 and 13-4.

The RTPCn register can be read or written in 8-bit or 1-bit units.

After reset, RTPCn is cleared to 00H.

After reset: 00H R/W Address: RTPC0 FFFF6E5H, RTPC1 FFFF6F5H

RTPCn (n = 0, 1)

<7>	6	5	4	3	2	1	0
RTPOEn	RTPEGn	BYTEn	EXTRn ^{Note 1}	0	0	0	0

RTPOEn	Control of real-time output operation	
0	Disables operation ^{Note 2}	
1	Enables operation	

RTPEGn	Valid edge of INTTM000 (n = 0), INTTM020 (n = 1) signal
0	Falling edge ^{Note 3}
1	Rising edge

BYTEn	Specification of channel configuration for real-time output
0	4 bits × 1 channel, 2 bits × 1 channel
1	6 bits × 1 channel

Notes 1. For the EXTRn bit, refer to Tables 13-3 and 13-4.

- 2. When real-time output operation is disabled (RTPOEn bit = 0), real-time output signals (RTPOUTn0 to RTPOUTn5) all output 0.
- **3.** The INTTM000 and INTTM020 signals are output for 1 clock of the count clock selected with the respective timers.

Caution Perform the settings for the RTPEGn, BYTEn, and EXTRn bits only when the RTPOEn bit = 0.

Table 13-3. Operation Modes and Output Triggers of Real-Time Output Port (n = 0)

BYTE0	EXTR0	Operation Mode	RTBH0 (RTP04, RTP05)	RTBL0 (RTP00 to RTP03)
0	0	4 bits × 1 channel,	INTTM51	INTTM50
	1	2 bits × 1 channel	INTTM50	INTTM000
1	0	6 bits × 1 channel INTTM50		
	1		INTTM000	

Table 13-4. Operation Modes and Output Triggers of Real-Time Output Port (n = 1)

BYTE1	EXTR1	Operation Mode	RTBH1 (RTP14, RTP15)	RTBL1 (RTP10 to RTP13)
0	0	4 bits × 1 channel,	INTTM50	INTTM51
	1	2 bits × 1 channel	INTTM51	INTTM020
1	0	6 bits × 1 channel	INTTM51	
	1		INTTM020	

13.4 Operation

If the real-time output operation is enabled by setting the RTPCn.RTPOEn bit to 1, the data of the RTBHn and RTBLn registers is transferred to the real-time output latch in synchronization with the generation of the selected transfer trigger (set by the RTPCn.EXTRn and RTPCn.BYTEn bits). Of the transferred data, only the data of the bits specified as real-time output enabled by the RTPMn register is output from bits RTPOUTn0 to RTPOUTn5. The bits specified as real-time output disabled by the RTPMn register output 0.

If the real-time output operation is disabled by clearing the RTPOEn bit to 0, the RTPOUTn0 to RTPOUTn5 signals output 0 regardless of the setting of the RTPMn register.




Figure 13-2. Example of Operation Timing of RTO0 (When EXTR0 Bit = 0, BYTE0 Bit = 0)

Remark For the operation during standby, refer to CHAPTER 22 STANDBY FUNCTION.

13.5 Usage

(1) Disable real-time output.

Clear the RTPCn.RTPOEn bit to 0.

- (2) Perform initialization as follows.
 - Specify the real-time output port mode or port mode in 1-bit units.
 Set the RTPMn register.
 - Channel configuration: Select the trigger and valid edge.
 Set the RTPCn.EXTRn, RTPCn.BYTEn, and RTPCn.RTPEGn bits.
 - Set the initial values to the RTBHn and RTBLn registers Note 1.
- (3) Enable real-time output.

Set the RTPOEn bit to 1.

- (4) Set the next output value to the RTBHn and RTBLn registers by the time the selected transfer trigger is generated^{Note 2}.
- (5) Set the next real-time output value to the RTBHn and RTBLn registers through interrupt servicing corresponding to the selected trigger.
- **Notes 1.** If write to the RTBHn and RTBLn registers is performed when the RTPOEn bit = 0, that value is transferred to real-time output latches nH and nL, respectively.
 - 2. Even if write is performed to the RTBHn and RTBLn registers when the RTPOEn bit = 1, data transfer to real-time output latches nH and nL is not performed.

Caution To reflect the real-time output signals (RTPOUTn0 to RTPOUTn5) to the pins, set the real-time output ports (RTPn0 to RTPn5) with the PMC5, PMC6, PFC5, and PFC6 registers.

13.6 Cautions

- (1) Prevent the following conflicts by software.
 - Conflict between real-time output disable/enable switching (RTPOEn bit) and selected real-time output trigger
 - Conflict between write to the RTBHn and RTBLn registers in the real-time output enabled status and the selected real-time output trigger.
- (2) Before performing initialization, disable real-time output (RTPOEn bit = 0).
- (3) Once real-time output has been disabled (RTPOEn bit = 0), be sure to initialize the RTBHn and RTBLn registers before enabling real-time output again (RTPOEn bit = $0 \rightarrow 1$).

13.7 Security Function

A circuit that sets the pin outputs to high impedance as a security function for when malfunctions of a stepping motor controlled by RTO occur is provided on chip. It forcibly resets the pins allocated to RTP00 to RTP05 via external interrupt INTP0 pin edge detection, and the pins allocated to RTP10 to RTP15 via INTP1 pin edge detection, placing them in the high-impedance state.

The ports (P50 to 55, P60 to 65 pins) placed in high impedance by INTP0^{Note 1} and INTP1^{Note 1} pins are initialized^{Note 2}, so settings for these ports must be performed again.

- **Notes 1.** Regardless of the port settings, P50 to 55 and P60 to 65 pins are all placed in high impedance via INTPn
 - 2. The bits that are initialized are all the bits corresponding to P50 to 55 and P60 to 65 pins of the following registers.
 - P5, P6L registers
 - PM5, PM6L registers
 - PMC5, PMC6L registers
 - PU5, PU6L registers
 - PFC5 register
 - PF5 register

The block diagram of the security function is shown below.




Figure 13-3. Block Diagram of Security Function

This function is set with the PLLCTL.RTOST1 and PLLCTL.RTOST0 bits.

(1) PLL control register (PLLCTL)

The PLLCTL register is an 8-bit register that controls the RTO security function and PLL.

This register can be read or written in 8-bit or 1-bit units.

After reset, PLLCTL is set to 01H.

After reset: 01H R/W Address: FFFF806H

7 6 5 4 <3> <2> <1> <0>
PLLCTL 0 0 0 RTOST1 RTOST0 SELPLLNote PLLONNote

RTOSTn	Control of RTPn0 to RTPn5 security function	
0	INTPn pin is not used as trigger for security function	
1	INTPn pin is used as trigger for security function	

Note For details on the SELPLL and PLLON bits, refer to CHAPTER 6 CLOCK GENERATION FUNCTION.

- Cautions 1. Before outputting a value to the real-time output ports (RTPn0 to RTPn5), select the INTPn pin interrupt edge detection and then set the RTOST0 and RTOST1 bits.
 - 2. To set again the ports (P50 to P55, P60 to P65 pins) as real-time output ports after placing them in high impedance via the INTPn pin, first cancel the security function.

[Procedure to set ports again]

- <1> Cancel the security function and enable port setting by clearing the RTOSTn bit to 0.
- <2> Set the RTOSTn bit to 1 (only if required)
- <3> Set again as real-time output port.
- 3. Be sure to clear bits 4 to 7 to 0.

CHAPTER 14 A/D CONVERTER

14.1 Function

The A/D converter converts analog input signals into digital values with a resolution of 10 bits and has a 16-channel (ANI0 to ANI15) configuration.

The A/D converter has the following functions.

(1) 10-bit resolution A/D conversion

1 analog input channel is selected from ANI0 to ANI15, and an A/D conversion operation with resolution of 10 bits is repeatedly executed. Every time A/D conversion is completed, an interrupt request signal (INTAD) is generated.

(2) Power fail detection function

This is a function to detect low voltage in a battery. The results of A/D conversion (the value in the ADCRH register) and the PFT register are compared, and INTAD signal is generated only when the comparison conditions match.

14.2 Configuration

The A/D converter consists of the following hardware.

ADCS bit -ANI0 ⊚-ANI1 ⊚-ANI2 ©-ANI3 ©-ANI4 ⊚-Sample & hold circuit Voltage comparator Tap selector ANI5 ⊚ ANI6 © ANI7 © Selector ANI8 ⊚ AVss /// ANI9 🗇 ANI10 ⊚ Successive ANI11 © approximation ANI12 © register (SAR) ANI13 ©-ANI14 ©-ANI15 ©-- INTAD Controller Comparator A/D conversion result Power fail comparison register (ADCR/ADCRH) threshold register (PFT) ADS3 ADS2 ADS1 ADS0 ADCS FR2 FR1 FR0 ADCS2 PFEN PFCM Power fail comparison Analog input channel A/D converter mode mode register (PFM) specification register register (ADM) (ADS) Internal bus

Figure 14-1. Block Diagram of A/D Converter

Table 14-1. Registers of A/D Converter Used by Software

Item	Configuration
Registers	A/D conversion result register (ADCR)
	A/D conversion result register H (ADCRH): Only higher 8 bits can be read
	Power fail comparison threshold register (PFT)
	A/D converter mode register (ADM)
	Analog input channel specification register (ADS)
	Power fail comparison mode register (PFM)

(1) ANI0 to ANI15 pins

These are analog input pins for the 16 channels of the A/D converter. They are used to input analog signals to be converted into digital signals. Pins other than those selected as analog input by the ADS register can be used as input ports.

(2) Sample & hold circuit

The sample & hold circuit samples the analog input signals selected by the input circuit and sends the sampled data to the voltage comparator. This circuit holds the sampled analog input voltage during A/D conversion.

(3) Series resistor string

The series resistor string is connected between AVREFO and AVss and generates a voltage for comparison with the analog input signal.

(4) Voltage comparator

The voltage comparator compares the value that is sampled and held with the output voltage of the series resistor string.

(5) Successive approximation register (SAR)

This register compares the sampled analog voltage value with the voltage value from the series resistor string, and converts the comparison result starting from the most significant bit (MSB).

When the least significant bit (LSB) has been converted to a digital value (end of A/D conversion), the contents of the SAR register are transferred to the ADCR register.

The SAR register cannot be read or written directly.

(6) A/D conversion result register (ADCR), A/D conversion result register H (ADCRH)

Each time A/D conversion ends, the conversion results are loaded from the successive approximation register and the results of A/D conversion are held in the higher 10 bits of this register (the lower 6 bits are fixed to 0).

(7) Controller

The controller compares the A/D conversion results (the value of the ADCRH register) with the value of the PFT register when A/D conversion ends or the power fail detection function is used. It generates INTAD signal only when the comparison conditions match.

(8) AVREFO pin

This is the analog power supply pin/reference voltage input pin of the A/D converter. Always use the same potential as the V_{DD} pin even when not using the A/D converter.

The signals input to the ANI0 to ANI15 pins are converted into digital signals based on the voltage applied across AVREFO and AVss.

(9) AVss pin

This is the ground potential pin of the A/D converter. Always use the same potential as the Vss pin even when not using the A/D converter.

(10) A/D converter mode register (ADM)

This register sets the conversion time of the analog input to be converted to a digital signal and the conversion operation start/stop.

(11) Analog input channel specification register (ADS)

This register specifies the input port for the analog voltage to be converted to a digital signal.

(12) Power fail comparison mode register (PFM)

This register sets the power fail monitoring mode.

(13) Power fail comparison threshold register (PFT)

This register sets the threshold to be compared with the ADCR register.

14.3 Registers

The A/D converter is controlled by the following registers.

- A/D converter mode register (ADM)
- Analog input channel specification register (ADS)
- Power fail comparison mode register (PFM)
- Power fail comparison threshold register (PFT)
- A/D conversion result register, A/D conversion result register H (ADCR, ADCRH)

(1) A/D converter mode register (ADM)

This register sets the conversion time of the analog input signal to be converted into a digital signal as well as conversion start and stop.

The ADM register can be read or written in 8-bit or 1-bit units.

After reset, ADM is cleared to 00H.

ADCS	Control of A/D conversion operation	
0	Conversion operation stopped	
1	Conversion operation enabled	

FR2	FR1	FR0	Selection of conversion time				
			Conversion time ^{Note 1}	fxx			
			Conversion time	20 MHz	16 MHz	10 MHz	
0	0	0	288/fxx	14.4 <i>μ</i> s	18.0 μs	28.8 μs	
0	0	1	240/fxx	Setting prohibited	15.0 <i>μ</i> s	24.0 μs	
0	1	0	192/fxx	Setting prohibited	Setting prohibited	19.2 <i>μ</i> s	
0	1	1	Setting prohibited	Setting prohibited	Setting prohibited	Setting prohibited	
1	0	0	144/fxx	Setting prohibited	Setting prohibited	14.4 <i>μ</i> s	
1	0	1	120/fxx	Setting prohibited	Setting prohibited	Setting prohibited	
1	1	0	96/fxx	Setting prohibited	Setting prohibited	Setting prohibited	
1	1	1	Setting prohibited	Setting prohibited	Setting prohibited	Setting prohibited	

ADCS2	Control of reference voltage generator for boosting operation ^{Note 2}
0	Reference voltage generator operation stopped
1	Reference voltage generator operation stopped

Notes 1. Setting the conversion time (time actually required for A/D conversion) as follows is prohibited.

AVREF0 \geq 4.0 V: Less than 14 μ s

AVREF0 < 4.0 V: Less than 17 μ s

2. The operation of the reference voltage generator for boosting is controlled by the ADCS2 bit and it takes 17 μ s (14 μ s when AV_{REF0} \geq 4.0 V) after operation is started until it is stabilized. Therefore the ADCS bit is set to 1 (A/D conversion is started) at least 17 μ s (14 μ s when AV_{REF0} \geq 4.0 V) after if the ADCS2 bit was set to 1 (reference voltage generator for boosting is on), the first conversion result is valid.

Cautions 1. Be sure to clear bits 6, 2, and 1 to 0.

- 2. Changing bits FR0 to FR2 while the ADCS bit = 1 is prohibited (write access to the ADM register is enabled and rewriting of bits FR0 to FR2 is prohibited).
- 3. When the main clock is stopped and the CPU is operating on the subclock, do not access the ADM register using an access method that causes a wait. For details, refer to 3.4.8 (2).


Remark fxx: Main clock frequency

Table 14-2. Setting of ADCS Bit and ADCS2 Bit

ADCS	ADCS2	A/D Conversion Operation
0	0	Stopped status (DC power consumption path does not exist)
0	1	Conversion standby mode (only the reference voltage generator for boosting consumes power)
1	0	Conversion mode (reference voltage generator stops operation Note)
1	1	Conversion mode (reference voltage generator is operating)

Note The data obtained by the first conversion must not be used.

Figure 14-2. Operation Sequence



Note 17 μ s (14 μ s when AV_{REF0} \geq 4.0 V) or more are required for the operation of the reference voltage generator for boosting between when the ADCS2 bit is set (1) and when the ADCS bit is set (1).

(2) Analog input channel specification register (ADS)

This register specifies the analog voltage input port for A/D conversion.

The ADS register can be read or written in 8-bit or 1-bit units.

After reset, ADS is cleared to 00H.

 After reset: 00H
 R/W
 Address: FFFFF201H

 7
 6
 5
 4
 3
 2
 1
 0

 ADS
 0
 0
 0
 ADS3
 ADS2
 ADS1
 ADS0

ADS3	ADS2	ADS1	ADS0	Specification of analog input channel
0	0	0	0	ANI0
0	0	0	1	ANI1
0	0	1	0	ANI2
0	0	1	1	ANI3
0	1	0	0	ANI4
0	1	0	1	ANI5
0	1	1	0	ANI6
0	1	1	1	ANI7
1	0	0	0	ANI8
1	0	0	1	ANI9
1	0	1	0	ANI10
1	0	1	1	ANI11
1	1	0	0	ANI12
1	1	0	1	ANI13
1	1	1	0	ANI14
1	1	1	1	ANI15

Cautions 1. Be sure to clear bits 7 to 4 to 0.


2. When the main clock is stopped and the CPU is operating on the subclock, do not access the ADS register using an access method that causes a wait. For details, refer to 3.4.8 (2).

(3) A/D conversion result register, A/D conversion result register H (ADCR, ADCRH)

The ADCR and ADCRH registers store the A/D conversion results.

These registers are read-only in 16-bit or 8-bit units. However, specify the ADCR register for 16-bit access, and the ADCRH register for 8-bit access. In the ADCR register, the 10 bits of conversion results are read in the higher 10 bits and 0 is read in the lower 6 bits. In the ADCRH register, the higher 8 bits of the conversion results are read.

After reset, these registers are undefined.



Caution When the main clock is stopped and the CPU is operating on the subclock, do not access the ADCR and ADCRH registers using an access method that causes a wait. For details, refer to 3.4.8 (2).

The following shows the relationship between the analog input voltage input to the analog input pins (ANI0 to ANI15) and A/D conversion results (ADCR register).

$$SAR = INT \left(\frac{V_{IN}}{AV_{REF0}} \times 1024 + 0.5 \right)$$

$$ADCR^{Note} = SAR \times 64$$

Or,

$$\left(SAR - 0.5\right) \times \frac{AV_{REF0}}{1024} \le V_{IN} < \left(SAR + 0.5\right) \times \frac{AV_{REF0}}{1024}$$

INT (): Function that returns the integer part of the value in parentheses


VIN: Analog input voltage


AVREF0: Voltage of AVREF0 pin

ADCR: Value in the ADCR register

Note The lower 6 bits of the ADCR register are fixed to 0.

The following shows the relationship between the analog input voltage and A/D conversion results.






(4) Power fail comparison mode register (PFM)

This register sets the power fail monitoring mode.

The PFM register compares the value in the PFT register with the value of the ADCRH register.

The PFM register can be read or written in 8-bit or 1-bit units.

After reset, PFM is cleared to 00H.



PFEN	Selection of power fail comparison enable/disable
0	Power fail comparison disabled
1	Power fail comparison enabled

PFCM	Selection of power fail comparison mode
0	Interrupt request signal (INTAD) generated when ADCR ≥ PFT
1	Interrupt request signal (INTAD) generated when ADCR < PFT

Caution When the main clock is stopped and the CPU is operating on the subclock, do not access the PFM register using an access method that causes a wait. For details, refer to 3.4.8 (2).


(5) Power fail comparison threshold register (PFT)

The PFT register sets the comparison value in the power fail comparison mode.

The 8-bit data set in the PFT register is compared with the value of the ADCRH register.

The PFT register can be read or written in 8-bit units.

After reset, PFT is cleared to 00H.



Caution When the main clock is stopped and the CPU is operating on the subclock, do not access the PFT register using an access method that causes a wait. For details, refer to 3.4.8 (2).

14.4 Operation

14.4.1 Basic operation

- <1> Select the channel whose analog signal is to be converted into a digital signal using the ADS register.
- <2> Set (1) the ADM.ADCS2 bit and wait 17 μ s (14 μ s when AVREF0 \geq 4.0 V) or longer.
- <3> Set the ADM.ADCS bit to 1 to start A/D conversion. (Steps <4> to <10> are executed by hardware.)
- <4> The sample & hold circuit samples the voltage input to the selected analog input channel.
- <5> After sampling for a specific time, the sample & hold circuit enters the hold status and holds the input analog voltage until it has been converted into a digital signal.
- <6> Set bit 9 of the successive approximation register (SAR). The tap selector sets the voltage tap of the series resistor string to (1/2) × AVREFO.
- <7> The voltage comparator compares the voltage difference between the voltage tap of the series resistor string and the analog input voltage. If the analog input voltage is greater than (1/2) × AVREFO, the MSB of the SAR register remains set. If the analog input voltage is less than (1/2) × AVREFO, the MSB is reset.
- <8> Next, bit 8 of the SAR register is automatically set and the next comparison starts. Depending on the value of bit 9 to which the result of the preceding comparison has been set, the voltage tap of the series resistor string is selected as follows.
 - Bit 9 = 1: (3/4) × AVREF0
 - Bit 9 = 0: (1/4) × AVREF0

The analog input voltage is compared with one of these voltage taps and bit 8 of the SAR register is manipulated as follows depending on the result of the comparison.

Analog input voltage \geq voltage tap: Bit 8 = 1 Analog input voltage \leq voltage tap: Bit 8 = 0

- <9> The above steps are repeated until bit 0 of the SAR register has been manipulated.
- <10> When comparison of all 10 bits of the SAR register has been completed, the valid digital value remains in the SAR register, and the value of the SAR register is transferred and latched to the ADCR register.

 At the same time, an A/D conversion end interrupt request signal (INTAD) is generated.
- <11> Repeat steps <4> to <10> until the ADCS bit is cleared to 0.

For another A/D conversion, start at <3>. However, when operating the A/D converter with the ADCS2 bit cleared to 0, start at <2>.

14.4.2 A/D conversion operation

- Setting the ADM.ADCS bit to 1 starts conversion of the signal input to the channel specified by the ADS register.
 Upon completion of the conversion, the conversion result is stored in the ADCR register and a new conversion starts.
- If the ADM, ADS, PFT, or PFM register is written during conversion, conversion is interrupted and the conversion operation starts again from the beginning.
- If the ADCS bit is cleared to 0 during conversion, conversion is interrupted and the conversion operation is stopped.
- For whether or not the conversion end interrupt request signal (INTAD) is generated, refer to 14.4.3.

14.4.3 Power fail monitoring function

The conversion end interrupt request signal (INTAD) can be controlled as follows using the PFM and PFT registers.

- If the PFM.PFEN bit = 0, the INTAD signal is generated each time conversion ends.
- If the PFEN bit = 1 and the PFM.PFCM bit = 0, the conversion result and the value of the PFT register are compared when conversion ends, and the INTAD signal is output only if ADCRH ≥ PFT.
- If the PFEN and PFCM bits = 1, the conversion result and the value of the PFT register are compared when conversion ends and the INTAD signal is output only if ADCRH < PFT.
- Because, when the PFEN bit = 1, the conversion result is overwritten after the INTAD signal has been output, unless the conversion result is read by the time the next conversion ends, in some cases it may appear as if the actual operation differs from the operation described above (refer to **Figure 14-4**).




Figure 14-4. Power Fail Monitoring Function (PFCM Bit = 0)

443

The following describes how to set registers.

- · When using the A/D converter for A/D conversion
 - <1> Set (1) the ADM.ADCS2 bit.
 - <2> Select the channel and conversion time by setting the ADS.ADS3 to ADS.ADS0 bits and the ADM.FR2 to ADM.FR0 bits.
 - <3> Set (1) the ADM.ADCS bit.
 - <4> Transfer the A/D conversion data to the ADCR register.
 - <5> An interrupt request signal (INTAD) is generated.

<Changing the channel>

- <6> Change the channel by setting the ADS3 to ADS0 bits.
- <7> Transfer the A/D conversion data to the ADCR register.
- <8> An interrupt request signal (INTAD) is generated.

<Ending A/D conversion>

- <9> Clear (0) the ADCS bit.
- <10> Clear (0) the ADCS2 bit.
- Cautions 1. The time taken from <1> to <3> must be 17 μ s (14 μ s when AV_{REF0} \geq 4.0 V) or longer.
 - 2. Steps <1> and <2> may be reversed.
 - 3. Step <1> may be omitted. However, if omitted, do not use the first conversion result after <3>.
 - 4. The time taken from <4> to <7> is different from the conversion time set by the FR2 to FR0 bits.

The time taken for <6> and <7> is the conversion time set by the FR2 to FR0 bits.

- When using the A/D converter for the power fail function
 - <1> Set (1) the PFM.PFEN bit.
 - <2> Set the power fail comparison conditions by using the PFM.PFCM bit.
 - <3> Set (1) the ADM.ADCS2 bit.
 - <4> Select the channel and conversion time by setting the ADS.ADS3 to ADS.ADS0 bits and the ADM.FR2 to ADM.FR0 bits.
 - <5> Set the threshold value in the PFT register.
 - <6> Set (1) the ADM.ADCS bit.
 - <7> Transfer the A/D conversion data to the ADCR register.
 - <8> Compare the ADCR register with the PFT register. An interrupt request signal (INTAD) is generated when the conditions match.

<Changing the channel>

- <9> Change the channel by setting the ADS3 to ADS0 bits.
- <10> Transfer the A/D conversion data to the ADCR register.
- <11> The ADCR register is compared with the PFT register. When the conditions match, an INTAD signal is generated.

<Ending A/D conversion>

- <12> Clear (0) the ADCS bit.
- <13> Clear (0) the ADCS2 bit.


14.5 Cautions

(1) Power consumption in standby mode

The operation of the A/D converter stops in the standby mode. At this time, the power consumption can be reduced by stopping the conversion operation (the ADM.ADCS bit = 0).

Figure 14-5 shows an example of how to reduce the power consumption in the standby mode.

Figure 14-5. Example of How to Reduce Power Consumption in Standby Mode



(2) Input range of ANI0 to ANI15 pins

Use the A/D converter with the ANI0 to ANI15 pin input voltages within the specified range. If a voltage of AVREFO or higher or AVss or lower (even if within the absolute maximum ratings) is input to these pins, the conversion value of the channel is undefined. Also, this may affect the conversion value of other channels.

(3) Conflicting operations

- (a) Conflict between writing to the ADCR register and reading from ADCR register upon the end of conversion
 - Reading the ADCR register takes precedence. After the register has been read, a new conversion result is written to the ADCR register.
- (b) Conflict between writing to the ADCR register and writing to the ADM register or writing to the ADS register upon the end of conversion
 - Writing to the ADM register or ADS register takes precedence. The ADCR register is not written, and neither is the conversion end interrupt request signal (INTAD) generated.

(4) Measures against noise

To keep a resolution of 10 bits, be aware of noise on the AVREFO and ANIO to ANI15 pins. The higher the output impedance of the analog input source, the greater the effect of noise. Therefore, it is recommended to connect external capacitors as shown in Figure 14-6 to reduce noise.




Figure 14-6. Handling of Analog Input Pins

(5) ANIO/P70 to ANI15/P715 pins

The analog input pins (ANI0 to ANI15) function alternately as input port pins (P70 to P715).

When performing A/D conversion by selecting any of the ANI0 to ANI15 pins, do not execute an input instruction to port 7 during conversion. This may decrease the conversion resolution.

If digital pulses are applied to the pin adjacent to the pin subject to A/D conversion, the value of the A/D conversion may differ from the expected value because of coupling noise. Therefore, do not apply pulses to the pin adjacent to the pin subject to A/D conversion.

(6) Input impedance of AVREFO pin

A series resistor string of tens of $k\Omega$ is connected between the AV_{REF0} pin and AV_{SS} pin.

Therefore, if the output impedance of the reference voltage source is high, this will result in a series connection to the series resistor string between the AVREFO pin and AVss pin, resulting in a large reference voltage error.

(7) Interrupt request flag (ADIC.ADIF bit)

Even when the ADS register is changed, the ADIF bit is not cleared (0).

Therefore, if the analog input pin is changed during A/D conversion, the ADIF bit may be set (1) because A/D conversion of the previous analog input pin ends immediately before the ADS register is rewritten. In a such case, note that if the ADIF bit is read immediately after the ADS register has been rewritten, the ADIF bit is set (1) even though A/D conversion of the analog input pin after the change has not been completed.

When stopping A/D conversion once and resuming it, clear the ADIF bit (0) before resuming A/D conversion.




Figure 14-7. A/D Conversion End Interrupt Request Occurrence Timing

(8) Conversion results immediately after A/D conversion start

If the ADM.ADCS bit is set to 1 within 17 μ s (14 μ s when AVREF0 \geq 4.0 V) after the ADM.ADCS2 bit has been set to 1, or if the ADCS bit is set to 1 with the ADCS2 bit cleared to 0, the converted value immediately after the A/D conversion operation has started may not satisfy the rating. Take appropriate measures such as polling the A/D conversion end interrupt request signal (INTAD) and discarding the first conversion result.

(9) Reading A/D conversion result register (ADCR)

When the ADM or ADS register has been written, the contents of the ADCR register may become undefined. When the conversion operation is complete, read the conversion results before writing to the ADM or ADS register. A correct conversion result may not be able to be read at a timing other than the above.

When the CPU is operating on the subclock and main clock oscillation (fx) is stopped, do not read the ADCR register.

(10) A/D converter sampling time and A/D conversion start delay time

The A/D converter sampling time differs depending on the set value of the ADM register. A delay time exists until actual sampling is started after A/D converter operation is enabled.

When using a set in which the A/D conversion time must be strictly observed, care is required for the contents shown in Figure 14-8 and Table 14-3.




Figure 14-8. Timing of A/D Converter Sampling and A/D Conversion Start Delay

Table 14-3. A/D Converter Sampling Time and A/D Conversion Start Delay Time (ADM Register Set Value)

FR2	FR1	FR0	Conversion Time	Sampling Time	A/D Conversion Start Delay Time ^{Note 1}		Γime ^{Note 1}	
					No	ote 2	No	ote 3
					MIN.	MAX.	MIN.	MAX.
0	0	0	288/fxx	40/fxx	32/fxx	36/fxx	11/fxx	12/fxx
0	0	1	240/fxx	32/fxx	28/fxx	32/fxx	11/fxx	12/fxx
0	1	0	192/fxx	24/fxx	24/fxx	28/fxx	10/fxx	11/fxx
1	0	0	144/fxx	20/fxx	16/fxx	18/fxx	9/fxx	10/fxx
1	0	1	120/fxx	16/fxx	14/fxx	16/fxx	9/fxx	10/fxx
1	1	0	96/fxx	12/fxx	12/fxx	14/fxx	11/fxx	12/fxx
0	Other than above		Setting prohibited	=	_	_	_	_

Notes 1. The A/D conversion start delay time is the time after the wait period. For the wait function, refer to 3.4.8

(2) Access to special on-chip peripheral I/O register.


- **2.** μPD703216, 703216Y, 703217, 703217Y, 70F3217, 70F3217Y
- **3.** μ PD70F3217H, 70F3217HY, 70F3218H, 70F3218HY

Remark fxx: Main clock frequency

(11) Internal equivalent circuit

The following shows the equivalent circuit of the analog input block.

Figure 14-9. Internal Equivalent Circuit of ANIn Pin



• μPD70F3217H, 70F3217HY, 70F3218H, 70F3218HY

AV _{REF0}	Rin	Соит	Cin
4.5 V	3 kΩ	8 pF	15 pF
2.7 V	60 kΩ	8 pF	15 pF

• μPD703216, 703216Y, 703217, 703217Y, 70F3217, 70F3217Y

AV _{REF0}	Rın	Соит	CIN
4.5 V	6.7 kΩ	8 pF	3.4 pF
2.7 V	20 kΩ	8 pF	5 pF

Remarks 1. The above values are reference values.

2. n = 0 to 15

14.6 How to Read A/D Converter Characteristics Table

Here, special terms unique to the A/D converter are explained.

(1) Resolution

This is the minimum analog input voltage that can be identified. That is, the percentage of the analog input voltage per bit of digital output is called 1 LSB (Least Significant Bit). The percentage of 1 LSB with respect to the full scale is expressed by %FSR (Full Scale Range). %FSR indicates the ratio of analog input voltage that can be converted as a percentage, and is always represented by the following formula regardless of the resolution.

- 1 %FSR = (Max. value of analog input voltage that can be converted Min. value of analog input voltage that can be converted)/100
 - $= (AV_{REF0} 0)/100$
 - = AVREF0/100
- 1 LSB is as follows when the resolution is 10 bits.
- $1 LSB = 1/2^{10} = 1/1024$
- = 0.098%FSR


Accuracy has no relation to resolution, but is determined by overall error.


(2) Overall error

This shows the maximum error value between the actual measured value and the theoretical value.

Zero-scale error, full-scale error, linearity error and errors that are combinations of these express the overall error.

Note that the quantization error is not included in the overall error in the characteristics table.





(3) Quantization error

When analog values are converted to digital values, a $\pm 1/2$ LSB error naturally occurs. In an A/D converter, an analog input voltage in a range of $\pm 1/2$ LSB is converted to the same digital code, so a quantization error cannot be avoided.

Note that the quantization error is not included in the overall error, zero-scale error, full-scale error, integral linearity error, and differential linearity error in the characteristics table.




Figure 14-11. Quantization Error

(4) Zero-scale error

This shows the difference between the actual measurement value of the analog input voltage and the theoretical value (1/2 LSB) when the digital output changes from 0.....000 to 0.....001.




Figure 14-12. Zero-Scale Error

(5) Full-scale error

This shows the difference between the actual measurement value of the analog input voltage and the theoretical value (full scale -3/2 LSB) when the digital output changes from 1.....110 to 1.....111.




Figure 14-13. Full-Scale Error

(6) Differential linearity error

While the ideal width of code output is 1 LSB, this indicates the difference between the actual measurement value and the ideal value.




Figure 14-14. Differential Linearity Error

(7) Integral linearity error

This shows the degree to which the conversion characteristics deviate from the ideal linear relationship. It expresses the maximum value of the difference between the actual measurement value and the ideal straight line when the zero-scale error and full-scale error are 0.

1.....1
Ideal line
Integral linearity
error
AVREFO
Analog input

Figure 14-15. Integral Linearity Error

(8) Conversion time

This expresses the time from when the analog input voltage was applied to the time when the digital output was obtained.

The sampling time is included in the conversion time in the characteristics table.

(9) Sampling time

This is the time the analog switch is turned on for the analog voltage to be sampled by the sample & hold circuit.




Figure 14-16. Sampling Time

CHAPTER 15 D/A CONVERTER

15.1 Functions

In the V850ES/KJ1, two channels of D/A converter (DAC0, DAC1) are provided. The D/A converter has the following functions.


- O 8-bit resolution × 2 channels
- O R-2R ladder string method
- O Conversion time: 20 μ s (MAX.) (AV_{REF1} = 2.7 to 5.5 V)
- O Analog output voltage: AVREF1 \times m/256 (m = 0 to 255; value set to DACSn register)
- O Operation modes: Normal mode, real-time output mode

Remark n = 0, 1

15.2 Configuration

The D/A converter configuration is shown below.

Figure 15-1. Block Diagram of D/A Converter



The D/A converter consists of the following hardware.

Table 15-1. Configuration of D/A Converter

Item	Configuration
Control register	D/A converter mode register (DAM)
	D/A conversion value setting registers 0 and 1 (DACS0, DACS1)

15.3 Registers

The registers that control the D/A converter are as follows.


- D/A converter mode register (DAM)
- D/A conversion value setting registers 0 and 1 (DACS0, DACS1)

(1) D/A converter mode register (DAM)

This register controls the operation of the D/A converter.

The DAM register can be read or written in 8-bit or 1-bit units.

After reset, DAM is cleared to 00H.



DAMDn	Selection of D/A converter operation mode (n = 0, 1)
0	Normal mode
1	Real-time output mode ^{Note}

	DACEn	D/A converter operation enable/disable control (n = 0, 1)
ſ	0	Disable operation
	1	Enable operation

Note The output trigger in the real-time output mode (DAMDn bit = 1) is as follows.


- When n = 0: INTTMH0 signal (Refer to CHAPTER 10 8-BIT TIMER H)
- When n = 1: INTTMH1 signal (Refer to **CHAPTER 10 8-BIT TIMER H**)

(2) D/A conversion value setting registers 0 and 1 (DACS0, DACS1)

These registers set the analog voltage value output to the ANO0 and ANO1 pins.

These registers can be read or written in 8-bit units.

After reset, DACS0 and DACS1 are cleared to 00H.



Caution In the real-time output mode (DAM.DAMDn bit = 1), set the DACS0 and DACS1 registers before the INTTMH0 and INTTMH1 signals are generated. D/A conversion starts when the INTTMH0 and INTTMH1 signals are generated.

15.4 Operation

15.4.1 Operation in normal mode

D/A conversion is performed using a write operation to the DACSn register as the trigger.

The setting method is described below.

- <1> Clear the DAM.DAMDn bit to 0 (normal mode).
- <2> Set the analog voltage value to be output to the ANOn pin to the DACSn register.

Steps <1> and <2> above constitute the initial settings.

- <3> Set the DAM.DACEn bit to 1 (D/A conversion enable).
 - D/A converted analog voltage value is output from the ANOn pin when this setting is performed.
- <4> To change the analog voltage value, write to the DACSn register.

The analog voltage value immediately before set is held until the next write operation is performed.

Remarks 1. For the alternate-function pin settings, refer to Table 4-19 Settings When Port Pins Are Used for Alternate Functions.

2. n = 0, 1

15.4.2 Operation in real-time output mode

D/A conversion is performed using the interrupt request signals (INTTMH0, INTTMH1) of 8-bit timers H0 and H1 as the trigger.

The setting method is described below.

- <1> Set the DAM.DAMDn bit to 1 (real-time output mode).
- <2> Set the analog voltage value to be output to the ANOn pin to the DACSn register.
- <3> Set the DAM.DACEn bit to 1 (D/A conversion enable).

Steps <1> to <3> above constitute the initial settings.

- <4> Operate 8-bit timers H0 and H1.
- <5> D/A converted analog voltage value is output from the ANOn pin when the INTTMH0 and INTTMH1 signals are generated.
 - Set the next output analog voltage value to the DACSn register, before the next INTTMH0 and INTTMH1 signals are generated.
- <6> After that, the value set in the DACSn register is output from the ANOn pin every time the INTTMH0 are INTTMH1 signals are generated.
- **Remarks 1.** The output values of the ANO0 and ANO1 pins up to <5> above are undefined.
 - 2. For the output values of the ANO0 and ANO1 pins in the IDLE, HALT, and STOP modes, refer to CHAPTER 22 STANDBY FUNCTION.
 - 3. n = 0, 1


15.4.3 Cautions

Observe the following cautions when using the D/A converter.

- When using the D/A converter, set the port pins to the input mode (PM10, PM11 bits = 11)
- When using the D/A converter, reading of the port is prohibited.
- When using the D/A converter, use both P10 and P11 as D/A outputs.
 Using one of the port 1 for D/A output and the other as a port is prohibited.
- In the real-time output mode, do not change the set value of the DACSn register while the trigger signal is output.
- Make sure that AV_{REF1} ≤ V_{DD} and AV_{REF1} = 2.7 to 5.5 V. The operation is not guaranteed if ranges other than the above are used.
- Because the output impedance of the D/A converter is high, a current cannot be supplied from the ANOn pin. When connecting a resistor of 2 M Ω or lower, take appropriate measures such as inserting a JFET input type operational amplifier between the resistor and the ANOn pin.

Remark n = 0, 1

Figure 15-2. Example of External Pin Connection



CHAPTER 16 ASYNCHRONOUS SERIAL INTERFACE (UART)

In the V850ES/KJ1, three channels of asynchronous serial interface (UART) are provided.

16.1 Selecting UART2 or I²C1 Mode

UART2 and I²C1 of the V850ES/KJ1 share pins, and therefore these interfaces cannot be used at the same time. Select UART2 or I²C1 in advance by using the PMC8 and PFC8 registers (refer to **4.3.8 Port 8**).

Caution UART2 or I²C1 transmission/reception operations are not guaranteed if the mode is changed during transmission or reception. Be sure to disable the operation of the unit that is not used.

After reset: 00H R/W Address: FFFFF450H 6 5 4 3 2 1 0 PMC81 PMC80 PMC8 0 0 0 0 0 After reset: 00H R/W Address: FFFF470H 6 5 4 3 2 1 0 PFC81 PFC8 0 0 0 0 0 PFC80 PFC8n PMC8n Operation mode 0 0 Port I/O mode 0 UART2 mode 1 1 Port I/O mode I²C1 mode 1 1 Remark n = 0, 1

Figure 16-1. Selecting Mode of UART2 or I²C1

16.2 Features

• Maximum transfer speed: 312.5 kbps

• Full-duplex communications

On-chip RXBn register

On-chip TXBn register

Two-pin configuration^{Note}

TXDn: Transmit data output pin RXDn: Receive data input pin

- Reception error detection functions
 - Parity error
 - · Framing error
 - Overrun error
- Interrupt sources: 3 types

• Reception error interrupt request signal (INTSREn):

Reception completion interrupt request signal (INTSRn):

Transmission completion interrupt request signal (INTSTn):

• Character length: 7 or 8 bits

Parity functions: Odd, even, 0, or none

Transmission stop bits: 1 or 2 bits

· On-chip dedicated baud rate generator

Note The ASCK0 pin (external clock input) is available only for UART0.

Interrupt is generated according to the logical OR of the three types of reception errors
Interrupt is generated when receive data is transferred from the receive shift register to the RXBn register after serial transfer is completed during a reception enabled state
Interrupt is generated when the serial transmission of transmit data (8 or 7 bits) from

the transmit shift register is completed

16.3 Configuration

Table 16-1. Configuration of UARTn

Item	Configuration
Registers	Receive buffer register n (RXBn) Transmit buffer register n (TXBn) Receive shift register Transmit shift register Asynchronous serial interface mode register n (ASIMM) Asynchronous serial interface status register n (ASISn) Asynchronous serial interface transmit status register n (ASIFn)
Other	Reception control parity check Addition of transmission control parity

Remark n = 0 to 2

Figure 16-2 shows the configuration of UARTn.

(1) Asynchronous serial interface mode register n (ASIMn)

The ASIMn register is an 8-bit register for specifying the operation of UARTn.

(2) Asynchronous serial interface status register n (ASISn)

The ASISn register consists of a set of flags that indicate the error contents when a reception error occurs. The various reception error flags are set (1) when a reception error occurs and are cleared (0) when the ASISn register is read.

(3) Asynchronous serial interface transmit status register n (ASIFn)

The ASIFn register is an 8-bit register that indicates the status when a transmit operation is performed. This register consists of a transmit buffer data flag, which indicates the hold status of the TXBn register data,

and the transmit shift register data flag, which indicates whether transmission is in progress.

(4) Reception control parity check

The receive operation is controlled according to the contents set in the ASIMn register. A check for parity errors is also performed during a receive operation, and if an error is detected, a value corresponding to the error contents is set in the ASISn register.

(5) Receive shift register

This is a shift register that converts the serial data that was input to the RXDn pin to parallel data. One byte of data is received, and if a stop bit is detected, the receive data is transferred to the RXBn register.

This register cannot be directly manipulated.

(6) Receive buffer register n (RXBn)

The RXBn register is an 8-bit buffer register for holding receive data. When 7 characters are received, 0 is stored in the MSB.

During a reception enabled state, receive data is transferred from the receive shift register to the RXBn register, synchronized with the end of the shift-in processing of one frame.

Also, the reception completion interrupt request signal (INTSRn) is generated by the transfer of data to the RXBn register.

(7) Transmit shift register

This is a shift register that converts the parallel data that was transferred from the TXBn register to serial data. When one byte of data is transferred from the TXBn register, the shift register data is output from the TXDn pin.

The transmission completion interrupt request signal (INTSTn) is generated synchronized with the completion of transmission of one frame.

This register cannot be directly manipulated.

(8) Transmit buffer register n (TXBn)

The TXBn register is an 8-bit buffer for transmit data. A transmit operation is started by writing transmit data to the TXBn register.

(9) Addition of transmission control parity

A transmit operation is controlled by adding a start bit, parity bit, or stop bit to the data that is written to the TXBn register, according to the contents that were set in the ASIMn register.




Figure 16-2. Block Diagram of UARTn

16.4 Registers

(1) Asynchronous serial interface mode register n (ASIMn)

The ASIMn register is an 8-bit register that controls the UARTn transfer operation.

This register can be read or written in 8-bit or 1-bit units.

After reset, ASIMn is set to 01H.

- Cautions 1. When using UARTn, be sure to set the external pins related to UARTn functions to the control made before setting the CKSRn and BRGCn registers, and then set the UARTEn bit to 1. Then set the other bits.
 - 2. Set the UARTEn and RXEn bits to 1 while a high level is input to the RXDn pin. If these bits are set to 1 while a low level is input to the RXDn pin, reception will be started.

(1/2)

After reset: 01H		R/W	Address:	ASIM0	FFFFFA00H	, ASIM1	FFFFA10H	, ASIM2	FFFFFA20H
	<7>	<6>	<5>	4	3	2	1	0	
ASIMn	UARTEn	TXEn	RXEn	PSn1	PSn0	CLn	SLn	ISRMn	
(n = 0 to 2)									_

UARTEn	Control of operating clock
0	Stop clock supply to UARTn.
1	Supply clock to UARTn.

- If the UARTEn bit is cleared to 0, UARTn is asynchronously reset^{Note}.
- If the UARTEn bit = 0, UARTn is reset. To operate UARTn, first set the UARTEn bit to 1.
- If the UARTEn bit is cleared from 1 to 0, all the registers of UARTn are initialized. To set the UARTEn bit to 1 again, be sure to re-set the registers of UARTn.

The output of the TXDn pin goes high when transmission is disabled, regardless of the setting of the UARTEn bit.

TXEn	Transmission enable/disable
0	Disable transmission
1	Enable transmission

- Set the TXEn bit to 1 after setting the UARTEn bit to 1 at startup. Clear the UARTEn bit to 0 after clearing the TXEn bit to 0 to stop.
- To initialize the transmission unit, clear (0) the TXEn bit, and after letting 2 Clock cycles (base clock) elapse, set (1) the TXEn bit again. If the TXEn bit is not set again, initialization may not be successful. (For details about the base clock, refer to 16.7.1 (1) Base clock.)

Note The ASISn, ASIFn, and RXBn registers are reset.

(2/2)

RXEn	Reception enable/disable
0	Disable reception ^{Note}
1	Enable reception

- Set the RXEn bit to 1 after setting the UARTEn bit to 1 at startup. Clear the UARTEn bit to 0 after clearing the RXEn bit to 0 to stop.
- To initialize the reception unit status, clear (0) the RXEn bit, and after letting 2 Clock cycles (base clock) elapse, set (1) the RXEn bit again. If the RXEn bit is not set again, initialization may not be successful. (For details about the base clock, refer to 16.7.1 (1) Base clock.)

PSn1	PSn0	Transmit operation	Receive operation
0	0	Don't output parity bit	Receive with no parity
0	1	Output 0 parity	Receive as 0 parity
1	0	Output odd parity	Judge as odd parity
1	1	Output even parity	Judge as even parity

- To overwrite the PSn1 and PSn0 bits, first clear (0) the TXEn and RXEn bits.
- If "0 parity" is selected for reception, no parity judgment is performed. Therefore, no error interrupt is generated because the ASISn.PEn bit is not set.

CLn	Specification of character length of 1 frame of transmit/receive data
0	7 bits
1	8 bits
_	

• To overwrite the CLn bit, first clear (0) the TXEn and RXEn bits.

SLn	Specification of stop bit length of transmit data
0	1 bit
1	2 bits

- To overwrite the SLn bit, first clear (0) the TXEn bit.
- Since reception is always done with a stop bit length of 1, the SLn bit setting does not affect receive operations.

ISRMn	Enable/disable of generation of reception completion interrupt request signals when an error occurs		
0	Generate a reception error interrupt request signal (INTSREn) as an interrupt when an error occurs. In this case, no reception completion interrupt request signal (INTSRn) is generated.		
1	Generate a reception completion interrupt request signal (INTSRn) as an interrupt when an error occurs. In this case, no reception error interrupt request signal (INTSREn) is generated.		
 To ove 	To overwrite the ISRMn bit, first clear (0) the RXEn bit.		

Note When reception is disabled, the receive shift register does not detect a start bit. No shift-in processing or transfer processing to the RXBn register is performed, and the contents of the RXBn register are retained.

When reception is enabled, the receive shift operation starts, synchronized with the detection of the start bit, and when the reception of one frame is completed, the contents of the receive shift register are transferred to the RXBn register. A reception completion interrupt request signal (INTSRn) is also generated in synchronization with the transfer to the RXBn register.

(2) Asynchronous serial interface status register n (ASISn)


The ASISn register, which consists of 3 error flag bits (PEn, FEn and OVEn), indicates the error status when UARTn reception is complete.

The ASISn register is cleared to 00H by a read operation. When a reception error occurs, the RXBn register should be read and the error flag should be cleared after the ASISn register is read.

This register is read-only in 8-bit units.

After reset, ASISn is set to 00H.

- Cautions 1. When the ASIMn.UARTEn bit or ASIMn.RXEn bit is cleared to 0, or when the ASISn register is read, the PEn, FEn, and OVEn bits are cleared (0).
 - 2. Operation using a bit manipulation instruction is prohibited.
 - When the main clock is stopped and the CPU is operating on the subclock, do not access the ASISn register using an access method that causes a wait.
 For details, refer to 3.4.8 (2).



PEn	Status flag indicating a parity error			
0	When the UARTEn or RXEn bit is cleared to 0, or after the ASISn register has been read			
1	When reception was completed, the receive data parity did not match the parity bit			
The op	The operation of the PEn bit differs according to the settings of the ASIMn.PSn1 and ASIMn.PSn0 bits.			

FEn	Status flag indicating framing error	
0	When the UARTEn or RXEn bit is cleared to 0, or after the ASISn register has been read	
1	When reception was completed, no stop bit was detected	
For receive data stop bits, only the first bit is checked regardless of the stop bit length.		

OVEn	Status flag indicating an overrun error	
0	When the UARTEn or RXEn bit is cleared to 0, or after the ASISn register has been read.	
1	UARTn completed the next receive operation before reading receive data of the RXBn register.	
When an overrun error occurs, the next receive data value is not written to the RXBn register and the data is discarded.		


(3) Asynchronous serial interface transmit status register n (ASIFn)

The ASIFn register, which consists of 2 status flag bits, indicates the status during transmission.

By writing the next data to the TXBn register after data is transferred from the TXBn register to the transmit shift register, transmit operations can be performed continuously without suspension even during an interrupt interval. When transmission is performed continuously, data should be written after referencing the TXBFn bit to prevent writing to the TXBn register by mistake.

This register is read-only in 8-bit or 1-bit units.

After reset, ASIFn is cleared to 00H.



TXBFn	Transmission buffer data flag	
0	Data to be transferred next to TXBn register does not exist (When the ASIMn.UARTEn or ASIMn.TXEn bit is cleared to 0, or when data has been transferred to the transmission shift register)	
1	Data to be transferred next exists in TXBn register (Data exists in TXBn register when the TXBn register has been written to)	
	When transmission is performed continuously, data should be written to the TXBn register after confirming that this	

•	When transmission is performed continuously, data should be written to the TXBn register after confirming that this
	flag is 0. If writing to TXBn register is performed when this flag is 1, transmit data cannot be guaranteed.

TXSFn	Transmit shift register data flag (indicates the transmission status of UARTn)
0	Initial status or a waiting transmission (When the UARTEn or TXEn bit is cleared to 0, or when following
	transmission completion, the next data transfer from the TXBn register is not performed)
1	Transmission in progress (When data has been transferred from the TXBn register)

• When the transmission unit is initialized, initialization should be executed after confirming that this flag is 0 following the occurrence of a transmission completion interrupt request signal (INTSTn). If initialization is performed when this flag is 1, transmit data cannot be guaranteed.

(4) Receive buffer register n (RXBn)

The RXBn register is an 8-bit buffer register for storing parallel data that had been converted by the receive shift register.


When reception is enabled (ASIMn.RXEn bit = 1), receive data is transferred from the receive shift register to the RXBn register, synchronized with the completion of the shift-in processing of one frame. Also, a reception completion interrupt request signal (INTSRn) is generated by the transfer to the RXBn register. For information about the timing for generating this interrupt request, refer to **16.6.4 Receive operation**.

If reception is disabled (ASIMn.RXEn bit = 0), the contents of the RXBn register are retained, and no processing is performed for transferring data to the RXBn register even when the shift-in processing of one frame is completed. Also, the INTSRn signal is not generated.

When 7 bits is specified for the data length, bits 6 to 0 of the RXBn register are transferred for the receive data and the MSB (bit 7) is always 0. However, if an overrun error (ASISn.OVEn bit = 1) occurs, the receive data at that time is not transferred to the RXBn register.

The RXBn register becomes FFH when a reset is input or ASIMn.UARTEn bit = 0.

This register is read-only in 8-bit units.



(5) Transmit buffer register n (TXBn)

The TXBn register is an 8-bit buffer register for setting transmit data.

When transmission is enabled (ASIMn.TXEn bit = 1), the transmit operation is started by writing data to TXBn register.


When transmission is disabled (TXEn bit = 0), even if data is written to TXBn register, the value is ignored.

The TXBn register data is transferred to the transmit shift register, and a transmission completion interrupt request signal (INTSTn) is generated, synchronized with the completion of the transmission of one frame from the transmit shift register. For information about the timing for generating this interrupt request, refer to **16.6.2 Transmit operation**.

When ASIFn.TXBFn bit = 1, writing must not be performed to TXBn register.

This register can be read or written in 8-bit units.

After reset, TXBn is set to FFH.



16.5 Interrupt Requests

The following three types of interrupt request signals are generated from UARTn.

- Reception error interrupt request signal (INTSREn)
- Reception completion interrupt request signal (INTSRn)
- Transmission completion interrupt request signal (INTSTn)

The default priorities among these three types of interrupt request signals are, from high to low, reception error interrupt, reception completion interrupt, and transmission completion interrupt.

Table 16-2. Generated Interrupt Request Signals and Default Priorities

Interrupt Request Signal	Priority
Reception error interrupt request signal (INTSREn)	1
Reception completion interrupt request signal (INTSRn)	2
Transmission completion interrupt request signal (INTSTn)	3

(1) Reception error interrupt request signal (INTSREn)

When reception is enabled, the INTSREn signal is generated according to the logical OR of the three types of reception errors explained for the ASISn register. Whether the INTSREn signal or the INTSRn signal is generated when an error occurs can be specified according to the ASIMn.ISRMn bit.

When reception is disabled, the INTSREn signal is not generated.

(2) Reception completion interrupt request signal (INTSRn)

When reception is enabled, the INTSRn signal is generated when data is shifted in to the receive shift register and transferred to the RXBn register.

The INTSRn signal can be generated in place of the INTSREn signal according to the ASIMn.ISRMn bit even when a reception error has occurred.

When reception is disabled, the INTSRn signal is not generated.

(3) Transmission completion interrupt request signal (INTSTn)

The INTSTn signal is generated when one frame of transmit data containing 7-bit or 8-bit characters is shifted out from the transmit shift register.

16.6 Operation

16.6.1 Data format


Full-duplex serial data transmission and reception can be performed.

The transmit/receive data format consists of one data frame containing a start bit, character bits, a parity bit, and stop bits as shown in Figure 16-3.

The character bit length within one data frame, the type of parity, and the stop bit length are specified according to the ASIMn register.

Also, data is transferred LSB first.

Figure 16-3. Format of UARTn Transmit/Receive Data



16.6.2 Transmit operation

When the ASIMn.UARTEn bit is set to 1, a high level is output from the TXDn pin.

Then, when the ASIMn.TXEn bit is set to 1, transmission is enabled, and the transmit operation is started by writing transmit data to the TXBn register.

(1) Transmission enabled state

This state is set by the TXEn bit.

- TXEn bit = 1: Transmission enabled state
- TXEn bit = 0: Transmission disabled state

Since UARTn does not have a CTS (transmission enabled signal) input pin, a port should be used to confirm whether the destination is in a reception enabled state.

(2) Starting a transmit operation

In the transmission enabled state, a transmit operation is started by writing transmit data to the TXBn register. When a transmit operation is started, the data in the TXBn register is transferred to the transmit shift register. Then, the transmit shift register outputs data to the TXDn pin (the transmit data is transferred sequentially starting with the start bit). The start bit, parity bit, and stop bits are added automatically.

(3) Transmission interrupt

When the transmit shift register becomes empty, a transmission completion interrupt request signal (INTSTn) is generated. The timing for generating the INTSTn signal differs according to the specification of the stop bit length. The INTSTn signal is generated at the same time that the last stop bit is output.

If the data to be transmitted next has not been written to the TXBn register, the transmit operation is suspended.

Caution Normally, when the transmit shift register becomes empty, the INTSTn signal is generated.

However, the INTSTn signal is not generated if the transmit shift register becomes empty due to reset.




Figure 16-4. UARTn Transmission Completion Interrupt Timing

16.6.3 Continuous transmission operation

UARTn can write the next transmit data to the TXBn register at the timing that the transmit shift register starts the shift operation. This enables an efficient transmission rate to be realized by continuously transmitting data even during the transmission completion interrupt service after the transmission of one data frame. In addition, reading the ASIFn.TXSFn bit after the occurrence of a transmission completion interrupt request signal (INTSTn) enables the TXBn register to be efficiently written twice (2 bytes) without waiting for the transmission of 1 data frame.

When continuous transmission is performed, data should be written after referencing the ASIFn register to confirm the transmission status and whether or not data can be written to the TXBn register.

Caution The values of the ASIF.TXBFn and ASIF.TXSFn bits change 10 \rightarrow 11 \rightarrow 01 in continuous transmission.

Therefore, do not confirm the status based on the combination of the TXBFn and TXSFn bits. Read only the TXBFn bit during continuous transmission.

TXBFn	Whether or Not Writing to TXBn Register Is Enabled
0	Writing is enabled
1	Writing is not enabled

Caution When transmission is performed continuously, write the first transmit data (first byte) to the TXBn register and confirm that the TXBFn bit is 0, and then write the next transmit data (second byte) to TXBn register. If writing to the TXBn register is performed when the TXBFn bit is 1, transmit data cannot be guaranteed.

The communication status can be confirmed by referring to the TXSFn bit.

TXSFn	Transmission Status
0	Transmission is completed.
1	Under transmission.

- Cautions 1. When initializing the transmission unit when continuous transmission is completed, confirm that the TXSFn bit is 0 after the occurrence of the transmission completion interrupt, and then execute initialization. If initialization is performed when the TXSFn bit is 1, transmit data cannot be guaranteed.
 - 2. While transmission is being performed continuously, an overrun error may occur if the next transmission is completed before the INTSTn interrupt servicing following the transmission of 1 data frame is executed. An overrun error can be detected by embedding a program that can count the number of transmit data and referencing TXSFn bit.




Figure 16-5. Continuous Transmission Processing Flow

(1) Starting procedure

Note Refer to 16.8 Cautions (2).

The procedure to start continuous transmission is shown below.

Start Start Stop Stop TXDn (output) Data (1) Data (2) bit bit <3> <5> <1> <2> <4> INTSTn (output) TXBn register FFH Data (1) Data (2) Data (3) TXSn register FFH Data (1) Data (2) Data (3) ASIFn register 01 00 10 01 11 11 01 11 (TXBFn, TXSFn bits)

Figure 16-6. Continuous Transmission Starting Procedure


Transmission Starting Procedure	Internal Operation	ASIFn F	Register
		TXBFn	TXSFn
Set transmission mode	<1> Start transmission unit	0	0
Write data (1)		1	0
	<2> Generate start bit	1	1 Note
		0	1
	Start data (1) transmission	0	1
 Read ASIFn register (confirm that TXBFn bit = 0)		<u>0</u>	1
Write data (2)		1	1
	< <transmission in="" progress="">></transmission>		
	<3> INTSTn interrupt occurs	0	1
Read ASIFn register (confirm that TXBFn bit = 0) ←		<u>0</u>	1
Write data (3)		1	1
	<4> Generate start bit		
	Start data (2) transmission		
	< <transmission in="" progress="">></transmission>		
	<5> INTSTn interrupt occurs	0	1
Read ASIFn register (confirm that TXBFn bit = 0)		<u>0</u>	1
Write data (4)	<u> </u>	1	1

Note Refer to 16.8 Cautions (2).

(2) Ending procedure

The procedure for ending continuous transmission is shown below.

Figure 16-7. Continuous Transmission End Procedure



Transmission End Procedure	Internal Operation	ASIFn F	Register
		TXBFn	TXSFn
	<6> Transmission of data (m – 2) is in progress	1	1
	<7> INTSTn interrupt occurs	0	1
Read ASIFn register (confirm that TXBFn bit = 0)		<u>0</u>	1
Write data (m)	-	1	1
	<8> Generate start bit		
	Start data (m – 1) transmission		
	< <transmission in="" progress="">></transmission>		
	<9> INTSTn interrupt occurs	0	1
Read ASIFn register (confirm that TXSFn bit = 1) ◆		0	<u>1</u>
There is no write data			
	<10> Generate start bit		
	Start data (m) transmission		
	< <transmission in="" progress="">></transmission>		
	<11> Generate INTSTn interrupt	0	0
Read ASIFn register (confirm that TXSFn bit = 0) ◆		0	<u>0</u>
Clear (0) the UARTEn bit or TXEn bit	Initialize internal circuits		

16.6.4 Receive operation

The awaiting reception state is set by setting the ASIMn.UARTEn bit to 1 and then setting the ASIMn.RXEn bit to 1. To start the receive operation, start sampling at the falling edge when the falling of the RXDn pin is detected. If the RXDn pin is low level at a start bit sampling point, the start bit is recognized. When the receive operation begins, serial data is stored sequentially in the receive shift register according to the baud rate that was set. A reception completion interrupt request signal (INTSRn) is generated each time the reception of one frame of data is completed. Normally, the receive data is transferred from the RXBn register to memory by this interrupt servicing.

(1) Reception enabled state

The receive operation is set to the reception enabled state by setting the RXEn bit to 1.

- RXEn bit = 1: Reception enabled state
- RXEn bit = 0: Reception disabled state

In receive disabled state, the reception hardware stands by in the initial state. At this time, the contents of the RXBn register are retained, and no reception completion interrupt or reception error interrupt is generated.

(2) Starting a receive operation

A receive operation is started by the detection of a start bit.

The RXDn pin is sampled using the serial clock from baud rate generator n (BRGn).

(3) Reception completion interrupt

When the RXEn bit = 1 and the reception of one frame of data is completed (the stop bit is detected), the INTSRn signal is generated and the receive data within the receive shift register is transferred to the RXBn register at the same time.

Also, if an overrun error (ASISn.OVEn bit = 1) occurs, the receive data at that time is not transferred to the RXBn register, and either the INTSRn signal or a reception error interrupt request signal (INTSREn) is generated according to the ASIMn.ISRMn bit setting.

Even if a parity error (ASISn.PEn bit = 1) or framing error (ASISn.FEn bit = 1) occurs during a reception operation, the receive operation continues until stop bit is received, and after reception is completed, either the INTSRn signal or the INTSREn signal is generated according to the ISRMn bit setting (the receive data within the receive shift register is transferred to the RXBn register).

If the RXEn bit is cleared (0) during a receive operation, the receive operation is immediately stopped. The contents of the RXBn register and the ASISn register at this time do not change, and the INTSRn signal or the INTSREn signal is not generated.

The INTSRn signal or the INTSREn signal is not generated when the RXEn bit = 0 (reception is disabled).

RXDn (input)

Start D0 D1 D2 Stop

INTSRn (output)

RXBn register

Figure 16-8. UARTn Reception Completion Interrupt Timing

- Cautions 1. Be sure to read the RXBn register even when a reception error occurs. If the RXBn register is not read, an overrun error will occur at the next data reception and the reception error status will continue infinitely.
 - Reception is always performed assuming a stop bit length of 1.A second stop bit is ignored.

16.6.5 Reception error

The three types of errors that can occur during a receive operation are a parity error, framing error, and overrun error. As a result of data reception, the various flags of the ASISn register are set (1), and a reception error interrupt request signal (INTSREn) or a reception completion interrupt request signal (INTSRn) is generated at the same time. The ASIMn.ISRMn bit specifies whether the INTSREn signal or the INTSRn signal is generated.

The type of error that occurred during reception can be detected by reading the contents of the ASISn register during the INTSREn or INTSRn interrupt servicing.

Table 16-3. Reception Error Causes

The contents of the ASISn register are cleared (0) by reading the ASISn register.

or Flag Reception Error Cause

Error Flag	Reception Error	Cause
PEn	Parity error	The parity specification during transmission did not match the parity of the reception data
FEn	Framing error	No stop bit was detected
OVEn	Overrun error	The reception of the next data was completed before data was read from the RXBn register

(1) Separation of reception error interrupt request signal

A reception error interrupt request signal can be separated from the INTSRn signal and generated as the INTSREn signal by clearing the ISRMn bit to 0.

Figure 16-9. When Reception Error Interrupt Request Signal Is Separated from INTSRn Signal (ISRMn Bit = 0)





Figure 16-10. When Reception Error Interrupt Request Signal Is Included in INTSRn Signal (ISRMn Bit = 1)



16.6.6 Parity types and corresponding operation

A parity bit is used to detect a bit error in communication data. Normally, the same type of parity bit is used on the transmission and reception sides.

(1) Even parity

(i) During transmission

The parity bit is controlled so that the number of bits with the value "1" within the transmit data including the parity bit is even. The parity bit value is as follows.

- If the number of bits with the value "1" within the transmit data is odd: 1
- If the number of bits with the value "1" within the transmit data is even: 0

(ii) During reception

The number of bits with the value "1" within the receive data including the parity bit is counted, and a parity error is generated if this number is odd.

(2) Odd parity

(i) During transmission

In contrast to even parity, the parity bit is controlled so that the number of bits with the value "1" within the transmit data including the parity bit is odd. The parity bit value is as follows.

- If the number of bits with the value "1" within the transmit data is odd: 0
- If the number of bits with the value "1" within the transmit data is even: 1

(ii) During reception

The number of bits with the value "1" within the receive data including the parity bit is counted, and a parity error is generated if this number is even.

(3) 0 parity

During transmission the parity bit is set to "0" regardless of the transmit data.

During reception, no parity bit check is performed. Therefore, no parity error is generated regardless of whether the parity bit is "0" or "1".

(4) No parity

No parity bit is added to the transmit data.

During reception, the receive operation is performed as if there were no parity bit. Since there is no parity bit, no parity error is generated.

16.6.7 Receive data noise filter

The RXDn signal is sampled at the rising edge of the prescaler output base clock (fuclk). If the same sampling value is obtained twice, the match detector output changes, and this output is sampled as input data. Therefore, data not exceeding one clock width is judged to be noise and is not delivered to the internal circuit (refer to **Figure 16-12**). Refer to **16.7.1 (1) Base clock** regarding the base clock.

Also, since the circuit is configured as shown in Figure 16-11, internal processing during a receive operation is delayed by up to 2 clocks according to the external signal status.





Figure 16-11. Noise Filter Circuit






16.7 Dedicated Baud Rate Generator n (BRGn)

A dedicated baud rate generator, which consists of a source clock selector and an 8-bit programmable counter, generates serial clocks during transmission/reception by UARTn. The dedicated baud rate generator output can be selected as the serial clock for each channel.

Separate 8-bit counters exist for transmission and for reception.

16.7.1 Baud rate generator n (BRGn) configuration

Figure 16-13. Configuration of Baud Rate Generator n (BRGn)



(1) Base clock

When the ASIMn.UARTEn bit = 1, the clock selected according to the CKSRn.TPSn3 to CKSRn.TPSn0 bits is supplied to the transmission/reception unit. This clock is called the base clock (fuclk). When the UARTEn bit = 0, fuclk is fixed to low level.

16.7.2 Serial clock generation

A serial clock can be generated according to the settings of the CKSRn and BRGCn registers.

The base clock to the 8-bit counter is selected by the CKSRn.TPSn3 to CKSRn.TPSn0 bits.

The 8-bit counter divisor value can be set by the BRGCn.MDLn7 to BRGCn.MDLn0 bits.

(1) Clock select register n (CKSRn)

The CKSRn register is an 8-bit register for selecting the basic block using the TPSn3 to TPSn0 bits. The clock selected by the TPSn3 to TPSn0 bits becomes the base clock (fuclk) of the transmission/reception module.

This register can be read or written in 8-bit units.

After reset, CKSRn is cleared to 00H.

Caution Clear the ASIMn.UARTEn bit to 0 before rewriting the TPSn3 to TPSn0 bits.

After res	set: 00H	R/W	Address:	CKSR0	FFFFA06H	, CKSR1	FFFFFA16	H, CKSR2	FFFFFA26H
	7	6	5	4	3	2	1	0	_
CKSRn	0	0	0	0	TPSn3	TPSn2	TPSn1	TPSn0]
(n = 0 to 2)									

TPSn3	TPSn2	TPSn1	TPSn0	Base clock (fuclk) ^{Note 1}
0	0	0	0	fxx
0	0	0	1	fxx/2
0	0	1	0	fxx/4
0	0	1	1	fxx/8
0	1	0	0	fxx/16
0	1	0	1	fxx/32
0	1	1	0	fxx/64
0	1	1	1	fxx/128
1	0	0	0	fxx/256
1	0	0	1	fxx/512
1	0	1	0	fxx/1,024
1	0	1	1	External clock ^{Note 2} (ASCK0 pin)
	Other th	an above		Setting prohibited

Notes 1. Set fuclk so as to satisfy the following conditions.

- REGC = V_{DD} = 4.0 to 5.5 V: fuclk \leq 12 MHz
- REGC = Capacity, VDD = 4.0 to 5.5 V: fUCLK ≤ 6 MHz
- \bullet REGC = V_{DD} = 2.7 to 4.0 V: fuclk ≤ 6 MHz
- ASCK0 pin input clock can be used only by UART0. Setting of UART1 and UART2 is prohibited.

Remark fxx: Main clock frequency

(2) Baud rate generator control register n (BRGCn)

The BRGCn register is an 8-bit register that controls the baud rate (serial transfer speed) of UARTn.

This register can be read or written in 8-bit units.

After reset, BRGCn is set to FFH.

Caution If the MDLn7 to MDLn0 bits are to be overwritten, the ASIMn.TXEn and ASIMn.RXEn bits should be cleared to 0 first.

After reset: FFH R/W Address: BRGC0 FFFFFA07H, BRGC1 FFFFFA17H, BRGC2 FFFFFA27H 7 6 5 4 2 0 3 1 BRGCn MDLn7 MDLn6 MDLn5 MDLn4 MDLn3 MDLn1 MDLn0 MDLn2 (n = 0 to 2)

MDLn7	MDLn6	MDLn5	MDLn4	MDLn3	MDLn2	MDLn1	MDLn0	Set value (k)	Serial clock
0	0	0	0	0	×	×	×	_	Setting prohibited
0	0	0	0	1	0	0	0	8	fuclk/8
0	0	0	0	1	0	0	1	9	fuclk/9
0	0	0	0	1	0	1	0	10	fuclk/10
i	÷	÷	:	÷	:	:	÷	:	:
1	1	1	1	1	0	1	0	250	fuclk/250
1	1	1	1	1	0	1	1	251	fuclk/251
1	1	1	1	1	1	0	0	252	fuclk/252
1	1	1	1	1	1	0	1	253	fuclk/253
1	1	1	1	1	1	1	0	254	fuclk/254
1	1	1	1	1	1	1	1	255	fuclk/255

Remarks 1. fuclk: Frequency [Hz] of base clock selected by CKSR0.TPSn3 to CKSR0.TPSn0 bits

2. k: Value set by MDLn7 to MDLn0 bits (k = 8, 9, 10, ..., 255)

3. The baud rate is the output clock for the 8-bit counter divided by 2.

4. x: don't care

(3) Baud rate

The baud rate is the value obtained by the following formula.

Baud rate [bps] =
$$\frac{\text{fuclk}}{2 \times \text{k}}$$

 ${\sf fuclk} = {\sf Frequency} \; [{\sf Hz}] \; {\sf of} \; {\sf base} \; {\sf clock} \; {\sf selected} \; {\sf by} \; {\sf CKSRn.TPSn3} \; {\sf to} \; {\sf CKSRn.TPSn0} \; {\sf bits}.$

k = Value set by BRGCn.MDLn7 to BRGCn.MDLn0 bits (k = 8, 9, 10, ..., 255)

(4) Baud rate error

The baud rate error is obtained by the following formula.

Error (%) =
$$\frac{\text{Actual baud rate (baud rate with error)}}{\text{Target baud rate (normal baud rate)}} - 1 \times 100 \text{ [%]}$$

- Cautions 1. Make sure that the baud rate error during transmission does not exceed the allowable error of the reception destination.
 - 2. Make sure that the baud rate error during reception is within the allowable baud rate range during reception, which is described in 16.7.4 Allowable baud rate range during reception.

Example: Base clock frequency = 10 MHz = 10,000,000 Hz

Setting of BRGCn.MDLn7 to BRGCn.MDLn0 bits = 00100001B (k = 33)

Target baud rate = 153,600 bps

Baud rate =
$$10,000,000/(2 \times 33)$$

= $151,515$ [bps]

Error =
$$(151,515/153,600 - 1) \times 100$$

= -1.357 [%]

16.7.3 Baud rate setting example

Table 16-4. Baud Rate Generator Setting Data

Baud Rate	te fxx = 20 MHz			fxx = 16 MHz	<u>'</u>	fxx = 10 MHz			
(bps)	fuclk	k	ERR	fuclk	k	ERR	fuclk	k	ERR
300	fxx/512	41H (65)	0.16	fxx/1024	1AH (26)	0.16	fxx/256	41H (65)	0.16
600	fxx/256	41H (65)	0.16	fxx/1024	0DH (13)	0.16	fxx/128	41H (65)	0.16
1200	fxx/128	41H (65)	0.16	fxx/512	0DH (13)	0.16	fxx/64	41H (65)	0.16
2400	fxx/64	41H (65)	0.16	fxx/256	0DH (13)	0.16	fxx/32	41H (65)	0.16
4800	fxx/32	41H (65)	0.16	fxx/128	0DH (13)	0.16	fxx/16	41H (65)	0.16
9600	fxx/16	41H (65)	0.16	fxx/64	0DH (13)	0.16	fxx/8	41H (65)	0.16
10400	fxx/64	0FH (15)	0.16	fxx/64	0CH (12)	0.16	fxx/32	0FH (15)	0.16
19200	fxx/8	41H (65)	0.16	fxx/32	0DH (13)	0.16	fxx/4	41H (65)	0.16
24000	fxx/32	0DH (13)	0.16	fxx/2	A7H (167)	-0.20	fxx/16	0DH (13)	0.16
31250	fxx/32	0AH (10)	0.00	fxx/32	08H (8)	0.00	fxx/16	0AH (10)	0
33600	fxx/2	95H (149)	-0.13	fxx/2	77H (119)	0.04	fxx	95H (149)	-0.13
38400	fxx/4	41H (65)	0.16	fxx/16	0DH (13)	0.16	fxx/2	41H (65)	0.16
48000	fxx/16	0DH (13)	0.16	fxx/2	53H (83)	0.40	fxx/8	0DH (13)	0.16
56000	fxx/2	59H (89)	0.32	fxx/2	47H (71)	0.60	fxx	59H (89)	0.32
62500	fxx/16	0AH (10)	0.00	fxx/16	08H (8)	0.00	fxx/8	0AH (10)	0.00
76800	fxx/2	41H (65)	0.16	fxx/8	0DH (13)	0.16	fxx	41H (65)	0.16
115200	fxx/2	2BH (43)	0.94	fxx/2	23H (35)	-0.79	fxx	2BH (43)	0.94
153600	fxx/2	21H (33)	-1.36	fxx/4	0DH (13)	0.16	fxx	21H (33)	-1.36
312500	fxx/4	08H (8)	0	fxx/2	0DH (13)	-1.54	fxx/2	08H (8)	0.00

Caution The allowable frequency of the base clock (fuclk) is as follows.

• REGC = V_{DD} = 4.0 to 5.5 V: fuclk \leq 12 MHz

• REGC = Capacity, V_{DD} = 4.0 to 5.5 V: fuclk \leq 6 MHz

• REGC = V_{DD} = 2.7 to 4.0 V: fuclk \leq 6 MHz

Remark fxx: Main clock frequency

fuclk: Base clock frequency

k: Set values of BRGCn.MDLn7 to BRGCn.MDLn0 bits

ERR: Baud rate error [%]

n = 0 to 2

16.7.4 Allowable baud rate range during reception

The degree to which a discrepancy from the transmission destination's baud rate is allowed during reception is shown below.

Caution The equations described below should be used to set the baud rate error during reception so that it always is within the allowable error range.




Figure 16-14. Allowable Baud Rate Range During Reception

As shown in Figure 16-14, after the start bit is detected, the receive data latch timing is determined according to the counter that was set by the BRGCn register. If all data up to the final data (stop bit) is in time for this latch timing, the data can be received normally.

If this is applied to 11-bit reception, the following is theoretically true.

Brate: UARTn baud rate

k: BRGCn register set value

FL: 1-bit data length

When the latch timing margin is 2 base clocks, the minimum allowable transfer rate (FLmin) is as follows.

$$FLmin = 11 \times FL - \frac{k-2}{2k} \times FL = \frac{21k+2}{2k} FL$$

Therefore, the transfer destination's maximum receivable baud rate (BRmax) is as follows.

BRmax =
$$(FLmin/11)^{-1} = \frac{22k}{21k + 2}$$
 Brate

Similarly, the maximum allowable transfer rate (FLmax) can be obtained as follows.

$$\frac{10}{11} \times FLmax = 11 \times FL - \frac{k+2}{2 \times k} \times FL = \frac{21k-2}{2 \times k} FL$$

$$FLmax = \frac{21k-2}{20k} FL \times 11$$

Therefore, the transfer destination's minimum receivable baud rate (BRmin) is as follows.

BRmin =
$$(FLmax/11)^{-1} = \frac{20k}{21k - 2}$$
 Brate

The allowable baud rate error of UARTn and the transfer destination can be obtained as follows from the expressions described above for computing the minimum and maximum baud rate values.

Table 16-5. Maximum and Minimum Allowable Baud Rate Error


Division Ratio (k)	Maximum Allowable Baud Rate Error	Minimum Allowable Baud Rate Error
8	+3.53%	-3.61%
20	+4.26%	-4.31%
50	+4.56%	-4.58%
100	+4.66%	-4.67%
255	+4.72%	-4.73%

- **Remarks 1.** The reception precision depends on the number of bits in one frame, the base clock frequency, and the division ratio (k). The higher the base clock frequency and the larger the division ratio (k), the higher the precision.
 - 2. k: BRGCn register set value

16.7.5 Transfer rate during continuous transmission

During continuous transmission, the transfer rate from a stop bit to the next start bit is extended two clocks of the base clock longer than normal. However, on the reception side, the transfer result is not affected since the timing is initialized by the detection of the start bit.

Figure 16-15. Transfer Rate During Continuous Transmission



Representing the 1-bit data length by FL, the stop bit length by FLstp, and the base clock frequency by fuclk yields the following equation.

Therefore, the transfer rate during continuous transmission is as follows (when the stop bit length = 1).

Transfer rate =
$$11 \times FL + (2/fuclk)$$

16.8 Cautions

Cautions to be observed when using UARTn are shown below.

- (1) When the supply of clocks to UARTn is stopped (for example, in IDLE or STOP mode), operation stops with each register retaining the value it had immediately before the supply of clocks was stopped. The TXDn pin output also holds and outputs the value it had immediately before the supply of clocks was stopped. However, operation is not guaranteed after the supply of clocks is restarted. Therefore, after the supply of clocks is restarted, the circuits should be initialized by clearing the ASIMn.UARTEn, ASIMn.RXEn, and ASIMn.TXEn bits to 000.
- (2) UARTn has a 2-stage buffer configuration consisting of the TXBn register and the transmission shift register, and has status flags (ASIFn.TXBFn and ASIFn.TXSFn bits) that indicate the status of each buffer. If the TXBFn and TXSFn bits are read in continuous transmission, the value changes 10 → 11 → 01. For the timing to write the next data to the TXBn register, read only the TXBFn bit during continuous transmission.

CHAPTER 17 CLOCKED SERIAL INTERFACE 0 (CSI0)

In the V850ES/KJ1, three channels of clocked serial interface 0 (CSI0) are provided.

17.1 Features

- Maximum transfer speed: 5 Mbps
- Master mode/slave mode selectable
- Transmission data length: 8 bits or 16 bits can be set
- MSB/LSB-first selectable for transfer data
- Eight clock signals can be selected (7 master clocks and 1 slave clock)
- 3-wire type SO0n: Serial transmit data output

SI0n: Serial receive data input

SCK0n: Serial clock I/O

- Interrupt sources: 1 type
 - Transmission/reception completion interrupt request signal (INTCSI0n)
- Transmission/reception mode or reception-only mode selectable
- Two transmission buffer registers (SOTBFn/SOTBFLn, SOTBn/SOTBLn) and two reception buffer registers (SIRBn/SIRBLn, SIRBEn/SIRBELn) are provided on chip
- Single transfer mode/continuous transfer mode selectable

Remark n = 0 to 2

17.2 Configuration

CSI0n is controlled via the CSIM0n register.

(1) Clocked serial interface mode register 0n (CSIM0n)

The CSIM0n register is an 8-bit register that specifies the operation of CSI0n.

(2) Clocked serial interface clock selection register n (CSICn)

The CSICn register is an 8-bit register that controls the CSIOn serial transfer operation.

(3) Serial I/O shift register 0n (SIO0n)

The SIO0n register is a 16-bit shift register that converts parallel data into serial data.

The SIO0n register is used for both transmission and reception.

Data is shifted in (reception) and shifted out (transmission) from the MSB or LSB side.

The actual transmission/reception operations are started up by accessing the buffer register.

(4) Serial I/O shift register 0nL (SIO0nL)

The SIO0nL register is an 8-bit shift register that converts parallel data into serial data.

The SIO0nL register is used for both transmission and reception.

Data is shifted in (reception) and shifted out (transmission) from the MSB or LSB side.

The actual transmission/reception operations are started up by access of the buffer register .

(5) Clocked serial interface receive buffer register n (SIRBn)

The SIRBn register is a 16-bit buffer register that stores receive data.

(6) Clocked serial interface receive buffer register nL (SIRBnL)

The SIRBnL register is an 8-bit buffer register that stores receive data.

(7) Clocked serial interface read-only receive buffer register n (SIRBEn)

The SIRBEn register is a 16-bit buffer register that stores receive data.

The SIRBEn register is the same as the SIRBn register. It is used to read the contents of the SIRBn register.

(8) Clocked serial interface read-only receive buffer register nL (SIRBEnL)

The SIRBEnL register is an 8-bit buffer register that stores receive data.

The SIRBEnL register is the same as the SIRBnL register. It is used to read the contents of the SIRBnL register.

(9) Clocked serial interface transmit buffer register n (SOTBn)

The SOTBn register is a 16-bit buffer register that stores transmit data.

(10) Clocked serial interface transmit buffer register nL (SOTBLnL)

The SOTBnL register is an 8-bit buffer register that stores transmit data.

(11) Clocked serial interface initial transmit buffer register n (SOTBFn)

The SOTBFn register is a 16-bit buffer register that stores the initial transmit data in the continuous transfer mode.

(12) Clocked serial interface initial transmit buffer register nL (SOTBFnL)

The SOTBFnL register is an 8-bit buffer register that stores initial transmit data in the continuous transfer mode.

(13) Selector

The selector selects the serial clock to be used.

(14) Serial clock controller

Controls the serial clock supply to the shift register. Also controls the clock output to the SCK0n pin when the internal clock is used.

(15) Serial clock counter

Counts the serial clock output or input during transmission/reception, and checks whether 8-bit or 16-bit data transmission/reception has been performed.

(16) Interrupt controller

Controls the interrupt request timing.

Remark n = 0 to 2




Figure 17-1. Block Diagram of Clocked Serial Interface

17.3 Registers

(1) Clocked serial interface mode register 0n (CSIM0n)

The CSIM0n register controls the CSI0n operation.

This register can be read or written in 8-bit or 1-bit units (however, CSOTn bit is read-only).

After reset, CSIM0n is cleared to 00H.

Caution Overwriting the CSIM0n.TRMDn, CSIM0n.CCLn, CSIM0n.DIRn, CSIM0n.CSITn, and CSIM0n.AUTOn bits can be done only when the CSOTn bit = 0. If these bits are overwritten at any other time, the operation cannot be guaranteed.

After reset: 00H R/W Address: CSIM00 FFFFD00H, CSIM01 FFFFD10H, CSIM02 FFFFD20H

<7> <6> 5 <4> 3 2 1 <0> CSIM0n CSI0En TRMDn CCLn DIRn CSITn **AUTOn** CSOTn

(n = 0 to 2)

CSI0En	CSI0n operation enable/disable
0	Disable CSI0n operation.
1	Enable CSI0n operation.

The internal CSI0n circuit can be reset^{Note} asynchronously by clearing the CSI0En bit to 0. For the $\overline{\text{SCK0n}}$ and SO0n pin output status when the CSI0En bit = 0, refer to **17.5 Output Pins**.

TRMDn	Specification of transmission/reception mode	
0	Receive-only mode	
1	Transmission/reception mode	

When the TRMDn bit = 0, reception is performed and the SO0n pin outputs a low level. Data reception is started by reading the SIRBn register.

When the TRMDn bit = 1, transmission/reception is started by writing data to the SOTBn register.

CCLn	Specification of data length				
0	8 bits				
1	16 bits				

DIRn	Specification of transfer direction mode (MSB/LSB)			
0	First bit of transfer data is MSB			
1	First bit of transfer data is LSB			

CSITn	Control of delay of interrupt request signal					
0	0 No delay					
Delay mode (interrupt request signal is delayed 1/2 cycle compared to the serial clock)						
The delay made (CCIT) hit A) is valid only in the master made (CCIC) CVCC=0 to CCIC; CCVCC=0 hite are not						

The delay mode (CSITn bit = 1) is valid only in the master mode (CSICn.CKS0n2 to CSICn.CSK0n0 bits are not 111B). In the slave mode (CKS0n2 to CKS0n0 bits are 111B), do not set the delay mode.

	AUTOn	Specification of single transfer mode or continuous transfer mode				
	Single transfer mode					
	1	Continuous mode				

CSOTn	Communication status flag			
0	Communication stopped			
1	Communication in progress			
The CSOTn bit is cleared (0) by writing 0 to the CSI0En bit.				

Note The CSOTn bit and the SIRBn, SIRBnL, SIRBE, SIRBEnL, SIOn, and SIOnL registers are reset.


(2) Clocked serial interface clock selection register n (CSICn)

The CSICn register is an 8-bit register that controls the CSI0n transfer operation.

This register can be read or written in 8-bit or 1-bit units.

After reset, CSICn is cleared to 00H.

Caution The CSICn register can be overwritten only when the CSIM0n.CSI0En bit = 0.



CKPn	DAPn	Specification of timing of transmitting/receiving data to/from SCK0n		
0	0	(Type 1) SCKOn (I/O)		
0	1	(Type 2) SCK0n (I/O)		
1	0	(Type 3) SCKOn (I/O)		
1	1	(Type 4) SCKOn (I/O)		

CKS0n2	CKS0n1	CKS0n0	Serial clock ^{Note 1}	Mode
0	0	0	fxx/2	Master mode
0	0	1	fxx/2 ²	Master mode
0	1	0	fxx/2 ³	Master mode
0	1	1	fxx/2 ⁴	Master mode
1	0	0	fxx/2 ⁵	Master mode
1	0	1	fxx/2 ⁶	Master mode
1	1	0	Clock generated by TO50, TO51 ^{Note 2}	Master mode
1	1	1	External clock (SCK0n pin)	Slave mode

Notes 1. Set the serial clock so as to satisfy the following conditions.

• REGC = VDD = 4.0 to 5.5 V: Serial clock ≤ 5 MHz

• REGC = Capacity, VDD = 4.0 to 5.5 V: Serial clock ≤ 2.5 MHz

• REGC = VDD = 2.7 to 4.0 V: Serial clock ≤ 2.5 MHz

2. CSI00: TO50 CSI01, CSI02: TO51

Remark fxx: Main clock frequency

(3) Clocked serial interface receive buffer registers n, nL (SIRBn, SIRBnL)


The SIRBn register is a 16-bit buffer register that stores receive data.

When the receive-only mode is set (CSIM0n.TRMDn bit = 0), the reception operation is started by reading data from the SIRBn register.

This register is read-only in 16-bit units. When the lower 8 bits are used as the SIRBnL register, this register is read-only in 8-bit units.

In addition to reset input, this register can also be initialized by clearing (0) the CSIMon.CSI0En bit.

- Cautions 1. Read the SIRBn register only when a 16-bit data length has been set (CSIM0n.CCLn bit = 1).
 - Read the SIRBnL register only when an 8-bit data length has been set (CCLn bit = 0).
 - 2. When the single transfer mode has been set (CSIM0n.AUTOn bit = 0), perform a read operation only in the idle state (CSIM0n.CSOTn bit = 0). If the SIRBn or SIRBnL register is read during data transfer, the data cannot be guaranteed.



(4) Clocked serial interface read-only receive buffer registers n, nL (SIRBEn, SIRBEnL)

The SIRBEn register is a 16-bit buffer register that stores receive data.

The SIRBEn register is the same as the SIRBn register. Even if the SIRBEn register is read, the next operation will not start. The SIRBEn register is used to read the contents of the SIRBn register when the serial reception is not continued.


This register is read-only in 16-bit units. However, when the lower 8 bits are used as the SIRBEnL register, the register is read-only in 8-bit units.

In addition to reset input, this register can also be initialized by clearing (0) the CSIM0n.CSI0En bit.

Cautions 1. The receive operation is not started even if data is read from the SIRBEn and SIRBEnL registers.

2. The SIRBEn register can be read only if a 16-bit data length has been set (CSIM0n.CCLn bit = 1).

The SIRBEnL register can be read only if an 8-bit data length has been set (CCLn bit = 0).



(5) Clocked serial interface transmit buffer registers n, nL (SOTBn, SOTBnL)

The SOTBn register is a 16-bit buffer register that stores transmit data.

When the transmission/reception mode is set (CSIM0n.TRMDn bit = 1), the transmission operation is started by writing data to the SOTBn register.


This register can be read or written in 16-bit units. However, when the lower 8 bits are used as the SOTBnL register, the register is read-only in 8-bit units.

After reset, this register is initialized.

Cautions 1. Access the SOTBn register only when a 16-bit data length has been set (CSIM0n.CCLn bit = 1).

Access the SOTBnL register only when an 8-bit data length has been set (CCLn bit = 0).

2. When the single transfer mode is set (CSIM0n.AUTOn bit = 0), perform access only in the idle state (CSIM0n.CSOTn bit = 0). If the SOTBn and SOTBnL registers are accessed during data transfer, the data cannot be guaranteed.



(6) Clocked serial interface initial transmit buffer registers n, nL (SOTBFn, SOTBFnL)


The SOTBFn register is a 16-bit buffer register that stores initial transmission data in the continuous transfer mode.

The transmission operation is not started even if data is written to the SOTBFn register.

This register can be read or written in 16-bit units. However, when the lower 8 bits are used as the SOTBFnL register, the register can be read or written in 8-bit units.

After reset, this register is initialized.

Caution Access the SOTBFn register and SOTBFnL register only when a 16-bit data length has been set (CSIM0n.CCLn bit = 1), and only when an 8-bit data length has been set (CCLn bit = 0), respectively, and only in the idle state (CSIM0n.CSOTn bit = 0). If the SOTBFn and SOTBFnL registers are accessed during data transfer, the data cannot be guaranteed.



(7) Serial I/O shift registers n, nL (SIO0n, SIO0nL)

The SIO0n register is a 16-bit shift register that converts parallel data into serial data.

The transfer operation is not started even if the SIO0n register is read.

This register is read-only in 16-bit units. However, when the lower 8 bits are used as the SIO0nL register, the register is read-only in 8-bit units.

In addition to reset input, this register can also be initialized by clearing (0) the CSIMon.CSI0En bit.

Caution Read the SIO0n register and SIO0nL register only when a 16-bit data length has been set (CSIM0n.CCLn bit = 1), and only when an 8-bit data length has been set (CCLn bit = 0), respectively, and only in the idle state (CSIM0n.CSOTn bit = 0). If the SIO0n and SIO0nL registers are read during data transfer, the data cannot be guaranteed.




Table 17-1. Use of Each Buffer Register

Register	R/W		Single Transfer		Continuous Transfer ^{Note 1}	
Name			Transmission/Reception Mode	Receive-Only Mode	Transmission/Reception Mode	Receive-Only Mode
SIRBn (SIRBnL)	Read	Function	Storing received data ^{Note 2}	Reading starts reception Storing received data	Storing up to the (N – 1)th received data (other than the last) ^{Note 2}	Reading starts reception Storing up to the (N – 2)th data (other than the last two)
		Use method	When transmission and reception are complete, read the received data from this register.	First, read dummy data and start transfer. To perform reception of the next data after reception is complete, read the received data from this register.	When reception is complete, read the received data from this register. Repeat this operation until the (N – 1)th data has been received.	When reception is complete, read the received data from this register. Repeat this operation until the (N – 2)th data has been received. (Supplement) Do not read the (N – 1)th data from this register. If read, a reception operation starts and continuous transfer cannot be completed.
SIRBEn	Read	Function	-	Storing the data received last ^{Note 2}	-	Storing the (N – 1)th received data ^{Note 2}
(SIRBEnL)		Use method	Not used.	If reception of the next data will not be performed after reception is complete, read the received data from this register.	Not used	Read the $(N-1)$ th received data from this register when the $(N-1)$ th or Nth (last) data has been received.
SIO0n	Read	Function	-	-	Storing the Nth (last) received data ^{Note 2}	Storing the Nth (last) received data ^{Note 2}
(SIO0nL)		Use method	Not used.	Not used	When the Nth (last) transmission/reception is complete, read the Nth (last) data.	When the Nth (last) data has been received, read the Nth (last) data.
SOTBn (SOTBnL)	Write	Function	Starting transmission/reception when written Storing the data to be transmitted	-	Starting transmission/reception when written Storing the data to be transmitted second and subsequently	-
		Use method	First, write a dummy data (FFH) to start transmission/reception. When transmission/reception is complete, write the data to be transmitted next.	Not used	When transmission/reception is complete, write the data to be transmitted next to this register to start the next transmission/reception.	Not used
SOTBFn	Write	Function	-	-	Storing the data to be transmitted first ^{Note 2}	-
(SOTBFnL)		Use method	Not used	Not used	Before starting transmission/reception (writing to SOTBn), write the data to be transmitted first.	Not used

Notes 1. It is assumed that the number of data to be transmitted is N.

2. Neither reading nor writing will start communication.

Remark In the 16-bit mode, the registers not enclosed in parentheses are used; in the 8-bit mode, the registers in parentheses are used.

17.4 Operation

17.4.1 Transmission/reception completion interrupt request signal (INTCSI0n)

The INTCSI0n signal is set (1) upon completion of data transmission/reception. Writing to the CSIM0n register clears (0) the INTCSI0n signal.

Caution The delay mode (CSIM0n.CSITn bit = 1) is valid only in the master mode (CSICn.CKS0n2 to CSICn.CKS0n0 bits are not 111B). The delay mode cannot be set when the slave mode is set (CKS0n2 to CKS0n0 bits = 111B).




Figure 17-2. Timing Chart of INTCSI0n Signal Output in Delay Mode

17.4.2 Single transfer mode

(1) Usage

In the receive-only mode (CSIM0n.TRMDn bit = 0), communication is started by reading the SIRBn/SIRBnL register.

In the transmission/reception mode (TRMDn bit = 1), communication is started by writing to the SOTBn/SOTBnL register.

In the slave mode, the operation must be enabled beforehand (CSIM0n.CSI0En bit = 1).

When communication is started, the value of the CSIM0n.CSOTn bit becomes 1 (transmission execution status).


Upon communication completion, the transmission/reception completion interrupt request signal (INTCSI0n) is generated, and the CSOTn bit is cleared (0). The next data communication request is then waited for.

Caution When the CSOTn bit = 1, do not manipulate the CSI0n register.

Remark n = 0 to 2


Figure 17-3. Timing Chart in Single Transfer Mode (1/2)

(a) In transmission/reception mode, data length: 8 bits, transfer direction: MSB first, no interrupt delay,



- **Remarks 1.** Reg_R/W: Internal signal. This signal indicates that the SIRBn/SIRBnL register read or the SOTBn/SOTBnL register write was performed.
 - 2. For the transmit/receive types, refer to 17.3 (2) Clocked serial interface clock selection register n (CSICn).
 - **3.** n = 0 to 2

Figure 17-3. Timing Chart in Single Transfer Mode (2/2)



- register n (CSICn).
- 3. n = 0 to 2

17.4.3 Continuous transfer mode

(1) Usage (receive-only: 8-bit data length)

- <1> Set the continuous transfer mode (CSIM0n.AUTOn bit = 1) and the receive-only mode (CSIM0n.TRMDn bit = 0).
- <2> Read the SIRBnL register (start transfer with dummy read).
- <3> When the transmission/reception completion interrupt request signal (INTCSI0n) has been generated, read the SIRBnL register^{Note} (reserve next transfer).
- <4> Repeat step <3> (N 2) times. (N: Number of transfer data)
 Ignore the interrupt triggered by reception of the (N 1)th data (at this time, the SIRBEnL register can be read).
- <5> Following generation of the last INTCSI0n signal, read the SIRBEnL register and the SIO0nL register Note.

Note When transferring N number of data, receive data is loaded by reading the SIRBnL register from the first data to the (N – 2)th data. The (N – 1)th data is loaded by reading the SIRBEnL register, and the Nth (last) data is loaded by reading the SIO0nL register (refer to **Table 17-1 Use of Each Buffer Register**).




Figure 17-4. Continuous Transfer (Receive-Only) Timing Chart

In the case of the continuous transfer mode, two transfer requests are set at the start of the first transfer. Following the INTCSIOn signal, transfer is continued if the SIRBnL register can be read within the next transfer reservation period. If the SIRBnL register cannot be read, transfer ends and the SIRBnL register does not receive the new value of the SIOOnL register.

The last data can be obtained by reading the SIO0nL register following completion of the transfer.

(2) Usage (transmission/reception: 8-bit data length)

- <1> Set the continuous transfer mode (CSIM0n.AUTOn bit = 1) and the transmission/reception mode (CSIM0n.TRMDn bit = 1).
- <2> Write the first data to the SOTBFnL register.
- <3> Write the 2nd data to the SOTBnL register (start transfer).
- <4> When the transmission/reception completion interrupt request signal (INTCSI0n) has been generated, write the next data to the SOTBnL register (reserve next transfer). Read the SIRBnL register to load the receive data.
- <5> Repeat step <4> as long as data to be sent remains.
- <6> When the INTCSI0n signal is generated, read the SIRBnL register to load the (N 1)th receive data (N: Number of transfer data).
- <7> Following the last INTCSI0n signal, read the SIO0nL register to load the Nth (last) receive data.




Figure 17-5. Continuous Transfer (Transmission/Reception) Timing Chart


In the case of the continuous transfer mode, two transfer requests are set at the start of the first transfer. Following the INTCSI0n signal, transfer is continued if the SOTBnL register can be written within the next transfer reservation period. If the SOTBnL register cannot be written, transfer ends and the SIRBnL register does not receive the new value of the SIO0nL register.

The last receive data can be obtained by reading the SIO0nL register following completion of the transfer.

(3) Next transfer reservation period

In the continuous transfer mode, the next transfer must be prepared with the period shown in Figure 17-6.

Figure 17-6. Timing Chart of Next Transfer Reservation Period (1/2)






Figure 17-6. Timing Chart of Next Transfer Reservation Period (2/2)

(4) Cautions

To continue continuous transfers, it is necessary to either read the SIRBn register or write to the SOTBn register during the transfer reservation period.

If access is performed to the SIRBn register or the SOTBn register when the transfer reservation period is over, the following occurs.

(i) In case of conflict between transfer request clear and register access

Since transfer request clear has higher priority, the next transfer request is ignored. Therefore, transfer is interrupted, and normal data transfer cannot be performed.

Remarks 1. rq_clr: Internal signal. Transfer request clear signal.

Reg_R/W: Internal signal. This signal indicates that the SIRBn/SIRBnL register read or the SOTBn/SOTBnL register write was performed.

Figure 17-7. Transfer Request Clear and Register Access Conflict


(ii) In case of conflict between transmission/reception completion interrupt request signal (INTCSI0n) generation and register access

Since continuous transfer has stopped once, executed as a new continuous transfer.

In the slave mode, a bit phase error transfer error results (refer to Figure 17-8).

In the transmission/reception mode, the value of the SOTBFn register is retransmitted, and illegal data is sent.

Figure 17-8. Interrupt Request and Register Access Conflict



17.5 Output Pins

The following describes the output pins. For the setting of each pin, refer to **Table 4-19 Settings When Port Pins Are Used for Alternate Functions**.

(1) SCK0n pin

When the CSI0n operation is disabled (CSIM0n.CSI0En bit = 0), the $\overline{SCK0n}$ pin output status is as follows.

Table 17-2. SCK0n Pin Output Status

CKPn	CKS0n2	CKS0n1	CKS0n0	SCK0n Pin Output
0	Don't care	Don't care	e Don't care Fixed to high level	
1	1	1 1		High impedance
	Other than above			Fixed to low level

Remark n = 0 to 2

(2) SO0n pin

When the CSI0n operation is disabled (CSI0En bit = 0), the SO0n pin output status is as follows.

Table 17-3. SO0n Pin Output Status

TRMDn	DAPn	AUTOn	CCLn	DIRn	SO0n Pin Output
0	Don't care	Don't care	Don't care	Don't care	Fixed to low level
1	0	Don't care	Don't care Don't care SO latch value (low		SO latch value (low level)
	1	0	0	0 0 SOTBn7 bit value	
			1 0		SOTBn0 bit value
					SOTBn15 bit value
					SOTBn0 bit value
		1			SOTBFn7 bit value
				1	SOTBFn0 bit value
			1	0	SOTBFn15 bit value
				1	SOTBFn0 bit value

Remark n = 0 to 2

CHAPTER 18 CLOCKED SERIAL INTERFACE A (CSIA) WITH AUTOMATIC TRANSMIT/RECEIVE FUNCTION

In the V850ES/KJ1, two channels of clocked serial interface A (CSIA) with automatic transmit/receive function are provided.

18.1 Functions

CSIAn has the following two modes.

- 3-wire serial I/O mode
- 3-wire serial I/O mode with automatic transmit/receive function

(1) 3-wire serial I/O mode

This mode is used to transfer 8-bit data using three lines: a serial clock pin (SCKAn) and two serial data pins (SIAn and SOAn).

In addition, whether 8-bit data is transferred MSB or LSB first can be specified, so this interface can be connected to any device.

(2) 3-wire serial I/O mode with automatic transmit/receive function

This mode is used to transfer 8-bit data using three lines: a serial clock pin (SCKAn) and two serial data pins (SIAn and SOAn).

In addition, whether 8-bit data is transferred MSB or LSB first can be specified, so this interface can be connected to any device.

Data can be transferred to/from a display driver etc. without using software since a 32-byte buffer RAM is incorporated for automatic transfer.

- Maximum transfer speed: 2 MHz (in master mode)
- Master mode/slave mode selectable
- Transfer data length: 8 bits
- MSB/LSB-first selectable for transfer data
- Automatic transmit/receive function:

Number of transfer bytes can be specified between 1 and 32

Transfer interval can be specified (0 to 63 clocks)

Single transfer/repeat transfer selectable

- On-chip dedicated baud rate generator (6/8/16/32 divisions)
- 3-wire SOAn: Serial data output

SIAn: Serial data input
SCKAn: Serial clock I/O

- Transmission/reception completion interrupt request signal: INTCSIAn
- Internal 32-byte buffer RAM (used in 3-wire serial I/O mode with automatic transmit/receive function)

Remark n = 0, 1

18.2 Configuration

CSIAn consists of the following hardware.

Table 18-1. Configuration of CSIAn

Item	Configuration		
Register	Serial I/O shift register An (SIOAn) Automatic data transfer address count register n (ADTCn) CSIAn buffer RAM (CSIAnBm, CSIAnBmL, CSIAnBmH) (m = 0 to F)		
Control registers	Serial operation mode specification register n (CSIMAn) Serial status register n (CSISn) Serial trigger register n (CSITn) Divisor selection register n (BRGCAn) Automatic data transfer address point specification register n (ADTPn) Automatic data transfer interval specification register n (ADTIn)		

Remark For the alternate-function pin settings, refer to Table 4-19 Settings When Port Pins Are Used for Alternate Functions.




Figure 18-1. Block Diagram of CSIAn


(1) Serial I/O shift register An (SIOAn)

This is an 8-bit register used to store transmit/receive data in 1-byte transfer mode (CSIMAn.ATEn bit = 0). Writing transmit data to the SIOAn register starts the transfer. In addition, after a transfer completion interrupt request signal (INTCSIAn) is generated (CSISn.TSFn bit = 0), data can be received by reading data from the SIOAn register.

This register can be read or written in 8-bit units. However, writing to the SIOAn register is prohibited when the CSISn.TSFn bit = 1.

After reset, this register is cleared to 00H.

- Cautions 1. A transfer operation is started by writing to SIOAn register. Consequently, when transmission is disabled (CSIMAn.TXEAn bit = 0), write dummy data to the SIOAn register to start the transfer operation, and then perform a receive operation.
 - 2. Do not write data to the SIOAn register while the automatic transmit/receive function is operating.




(2) Automatic data transfer address count register n (ADTCn)

This is a register used to indicate buffer RAM addresses during automatic transfer. When automatic transfer is stopped, the data position when transfer stopped can be ascertained by reading ADTCn register value.

This register is read-only in 8-bit units. However, reading from the ADTCn register is prohibited when the CSISn.TSFn bit = 1.

After reset, this register is cleared to 00H.



18.3 Registers

Serial interface CSIAn is controlled by the following six registers.

- Serial operation mode specification register n (CSIMAn)
- Serial status register n (CSISn)
- Serial trigger register n (CSITn)
- Divisor selection register n (BRGCAn)
- Automatic data transfer address point specification register n (ADTPn)
- Automatic data transfer interval specification register n (ADTIn)

(1) Serial operation mode specification register n (CSIMAn)

This is an 8-bit register used to control the serial transfer operation.

This register can be read or written in 8-bit or 1-bit units.

After reset, this register is cleared to 00H.

After reset: 00H R/W Address: CSIMA0 FFFFD40H, CSIMA1 FFFFD50H 0 <7> 6 <3> <2> <1> ATMn MASTERN TXEAn RXEAn CSIMAn CSIAEn ATEn DIRAn 0

(n = 0, 1)

CSIAEn	CSIAn operation enable/disable control			
0	Disable CSIAn operation (SOAn: Low level, SCKAn: High level)			
1	Enable CSIAn operation			

- When the CSIAEn bit is cleared to 0, the CSIAn unit is reset Note asynchronously.
- When the CSIAEn bit = 0, the CSIAn unit is reset, so to operate CSIAn, first set the CSIAEn bit to 1.
- If the CSIAEn bit is cleared from 1 to 0, all the registers in the CSIAn unit are initialized. Before the CSIAEn bit is set to 1 again, first re-set the registers of the CSIAn unit.
- If the CSIAEn bit is cleared from 1 to 0, the buffer RAM value is not held.
 Also, when the CSIAEn bit = 0, the buffer RAM cannot be accessed.

ATEn	Automatic transfer operation enable/disable control				
0	1-byte transfer mode				
1	Automatic transfer mode				

ATMn	Specification of automatic transfer mode				
0	Single transfer mode (stops at address specified with ADTPn register)				
1	Repeat transfer mode (Following transfer completion, the ADTCn register is cleared to 00H and transmission starts again.)				

MASTERn	Specification of CSIAn master/slave mode			
0	Slave mode (synchronized with SCKAn input clock)			
1	Master mode (synchronized with internal clock)			

TXEAn	Transmission enable/disable control			
0	Disable transmission (SOAn: Low level)			
1	Enable transmission			

RXEAn	Reception enable/disable control			
0	Disable reception			
1	Enable reception			

DIRAn	Specification of transfer data direction
0	MSB first
1	LSB first

Note The ADTCn, CSITn, and SIOAn registers and the CSIS.TSFn bit are reset.

(2) Serial status register n (CSISn)

This is an 8-bit register used to select the serial clock and to indicate the transfer status of CSIAn.

This register can be read or written in 8-bit or 1-bit units.

After reset, this register is cleared to 00H. However, rewriting the CSISn register is prohibited when the TSFn bit is 1.

After reset: 00H		R/W	Address:	CSIS0 FF	FFFD41H,	CSIS1 FF	FFD51H	
	7	6	5	4	3	2	1	0
CSISn	CKSAn1	CKSAn0	0	0	0	0	0	TSFn

(n = 0, 1)

CKSAn1	CKSAn0	Serial clock (fscka) selection ^{Note}						
			10 MHz					
0	0	fxx	Setting prohibited	Setting prohibited	100 ns			
0	1	fxx/2	100 ns	125 ns	200 ns			
1	0	fxx/4	200 ns	250 ns	400 ns			
1	1	fxx/8	400 ns	500 ns	800 ns			
Rewriting	Rewriting CSISn is prohibited when the CSIMAn.CSIAEn bit is 1.							

TSFn	Transfer status
0	CSIAEn bit = 0 At reset input At completion of specified transfer When transfer has been suspended by setting the CSITn.ATSTPn bit to 1
1	From transfer start to completion of specified transfer

Note Set fscka so as to satisfy the following conditions.

- REGC = VDD = 4.0 to 5.5 V: $fSCKA \le 12$ MHz
- REGC = Capacity, VDD = 4.0 to 5.5 V: $fSCKA \le 6$ MHz
- REGC = VDD = 2.7 to 4.0 V: $fSCKA \le 6$ MHz

Cautions 1. The TSFn bit is read-only.


- When the TSFn bit = 1, rewriting the CSIMAn, CSISn, BRGCAn, ADTPn, ADTIn, and SIOAn registers is prohibited.
 However, the transfer buffer RAM can be rewritten.
- 3. Be sure to clear bits 1 to 5 to 0.

(3) Serial trigger register n (CSITn)

The CSITn register between the buffer RAM and shift register is an 8-bit register used to control execution/stop of automatic data transfer.

This register can be read or written in 8-bit or 1-bit units. However, manipulate only when the CSIMAn.ATEn bit is 1 (manipulation prohibited when ATEn bit = 0).

After reset, this register is cleared to 00H.



(n = 0, 1)

ATSTPn	Automatic data transfer suspension
0	_
1	Stop automatic data transfer

Even when the ATSTPn bit is set to 1, transfer does not stop until 1 byte has been transferred.

1 is held until immediately before the transmission/reception completion interrupt request signal (INTCSIAn) is generated, and ATSTPn is automatically cleared to 0 after that.

After automatic transfer has been suspended, the data address at the point of suspension is stored in the ADTCn register.

A function to resume automatic data transfer is not provided, so if transfer has been interrupted by setting the ATSTPn bit to 1, set each register again, and set the ATSTAn bit to 1 to start automatic data transfer.

ATSTAn	Automatic data transfer start
0	_
1	Start automatic data transfer

Even when the ATSTAn bit is set to 1, automatic data transfer does not start until 1 byte has been transferred.

1 is held until immediately before the INTCSIAn signal is generated, and ATSTAn is automatically cleared to 0 after that.

(4) Divisor selection register n (BRGCAn)

This is an 8-bit register used to control the serial transfer speed (divisor of CSIA clock).

This register can be read or written in 8-bit units. However, when the CSISn.TSFn bit is 1, rewriting the BRGCAn register is prohibited.

After reset, this register is set to 03H.

After res	set: 03H	R/W	Address:	BRGCA0	FFFFD43	BH, BRGC	A1 FFFFD:	53H
	7	6	5	4	3	2	1	0
BRGCAn	0	0	0	0	0	0	BRGCn1	BRGCn0
(n = 0, 1)								
	BRGCn1	BRGCn0	Sele	ction of CS	SIAn serial of	clock (fsck	A division ra	itio)
	0	0	6 (fscka/6)					
	0	1	8 (fscka/8)					
	1	0	16 (fscka/1	6)				
	1	1	32 (fscka/3	2)				

(5) Automatic data transfer address point specification register n (ADTPn)

This is an 8-bit register used to specify the buffer RAM address that ends transfer during automatic data transfer (CSIMAn.ATEn bit = 1).

This register can be read or written in 8-bit units. However, when the CSISn.TSFn bit is 1, rewriting the ADTPn register is prohibited.

After reset, this register is cleared to 00H.

In the V850ES/KJ1, 00H to 1FH can be specified because 32 bytes of buffer RAM are incorporated.


Example When the ADTP0 register is set to 07H

8 bytes of FFFFE00H to FFFFE07H are transferred.

In repeat transfer mode (CSIMAn.ATMn bit = 1), transfer is performed repeatedly up to the address value specified by ADTPn.

Example When the ADTP0 register is set to 07H (repeat transfer mode)

Transfer is repeated as FFFFE00H to FFFFE07H,



The relationship between buffer RAM address values and the ADTPn register setting values is shown below.

Table 18-2. Relationship Between Buffer RAM Address Values and ADTP0 Register Setting Values

Buffer RAM Address Value	ADTP0 Register Setting Value	Buffer RAM Address Value	ADTP0 Register Setting Value
FFFFE00H	00H	FFFFE10H	10H
FFFFE01H	01H	FFFFE11H	11H
FFFFE02H	02H	FFFFE12H	12H
FFFFE03H	03H	FFFFE13H	13H
FFFFE04H	04H	FFFFE14H	14H
FFFFE05H	05H	FFFFE15H	15H
FFFFE06H	06H	FFFFE16H	16H
FFFFE07H	07H	FFFFFE17H	17H
FFFFE08H	08H	FFFFE18H	18H
FFFFE09H	09H	FFFFE19H	19H
FFFFE0AH	0AH	FFFFE1AH	1AH
FFFFE0BH	0BH	FFFFFE1BH	1BH
FFFFE0CH	0CH	FFFFFE1CH	1CH
FFFFE0DH	0DH	FFFFE1DH	1DH
FFFFE0EH	0EH	FFFFE1EH	1EH
FFFFE0FH	0FH	FFFFFE1FH	1FH

Table 18-3. Relationship Between Buffer RAM Address Values and ADTP1 Register Setting Values

Buffer RAM Address Value	ADTP1 Register Setting Value	Buffer RAM Address Value	ADTP1 Register Setting Value
FFFFE20H	00H	FFFFE30H	10H
FFFFE21H	01H	FFFFE31H	11H
FFFFE22H	02H	FFFFE32H	12H
FFFFE23H	03H	FFFFE33H	13H
FFFFE24H	04H	FFFFE34H	14H
FFFFE25H	05H	FFFFE35H	15H
FFFFE26H	06H	FFFFE36H	16H
FFFFE27H	07H	FFFFFE37H	17H
FFFFE28H	08H	FFFFE38H	18H
FFFFE29H	09H	FFFFE39H	19H
FFFFE2AH	0AH	FFFFE3AH	1AH
FFFFFE2BH	0BH	FFFFE3BH	1BH
FFFFFE2CH	0CH	FFFFFE3CH	1CH
FFFFFE2DH	0DH	FFFFFE3DH	1DH
FFFFFE2EH	0EH	FFFFE3EH	1EH
FFFFFE2FH	0FH	FFFFE3FH	1FH


(6) Automatic data transfer interval specification register n (ADTIn)

This is an 8-bit register used to specify the interval period between 1-byte transfers during automatic data transfer (CSIMAn.ATEn bit = 1).


Set this register when in master mode (CSIMAn.MASTERn bit = 1) (setting is unnecessary in slave mode). Setting in 1-byte transfer mode (ATEn bit = 0) is also valid. When the interval time specified by the ADTIn register after the end of 1-byte transfer has elapsed, a transmission/reception completion interrupt request signal (INTCSIAn) is output. The number of clocks for the interval can be set to between 0 and 63 clocks.

This register can be read or written in 8-bit units. However, when the CSISn.TSFn bit is 1, rewriting the ADTIn register is prohibited.

After reset, this register is cleared to 00H.



The specified interval time is the transfer clock (specified by the BRGCAn register) multiplied by an integer value.



(7) CSIAn buffer RAM (CSIAnBm)

This area holds transmit/receive data (up to 32 bytes) in automatic transfer mode in 1-byte units.

This register can be read or written in 16-bit units. However, when the higher 8 bits and the lower 8 bits of the CSIAnBm register are used as the CSIAnBmH register and CSIAnBmL register, respectively, these registers can be read or written in 8-bit units.

After automatic transfer is started, only data equal to one byte more than the number of bytes stored in the ADTPn register is transmitted/received in sequence from the CSIAmB0L register.

- Cautions 1. To read the value of the CSIAnBm register after data is written to the register, wait for the duration of more than six clocks of fscka (serial clock set by the CSISn.CKSAn1 and CSISn.CKSAn0 bits) or until data is written to the buffer RAM at another address.
 - 2. When the main clock stops and the CPU operates on the subclock, do not access the CSIAnBm register.

For details, refer to 3.4.8 (2).

Remark
$$n = 0, 1$$
 $m = 0 \text{ to } F$

Table 18-4. CSIA0 Buffer RAM

Address	Symbol	R/W	Manipula	table Bits	After Reset	
	,		8 16		_	
FFFFE00H	CSIA0B0	R/W		V	Undefined	
FFFFE00H	CSIA0B0L	R/W	√		Undefined	
FFFFE01H	CSIA0B0H	R/W	V		Undefined	
FFFFFE02H	CSIA0B1	R/W		V	Undefined	
FFFFE02H	CSIA0B1L	R/W	√	,	Undefined	
FFFFE03H	CSIA0B1H	R/W			Undefined	
FFFFFE04H	CSIA0B2	R/W	,	V	Undefined	
FFFFE04H	CSIA0B2L	R/W	√	'	Undefined	
FFFFFE05H	CSIA0B2H	R/W	√ √		Undefined	
FFFFE06H	CSIA0B3	R/W	,	√	Undefined	
FFFFE06H	CSIA0B3L	R/W	√	Y	Undefined	
FFFFE07H	CSIA0B3E CSIA0B3H	R/W	√ √		Undefined	
			V	ما		
FFFFE08H	CSIA0B4	R/W	2/	√	Undefined	
FFFFE08H	CSIA0B4L		√ √		Undefined	
FFFFFE09H	CSIA0B4H	R/W	V	e l	Undefined	
FFFFE0AH	CSIA0B5	R/W	I	√	Undefined	
FFFFE0AH	CSIA0B5L	R/W	√ ,		Undefined	
FFFFFE0BH	CSIA0B5H	R/W	√	1	Undefined	
FFFFE0CH	CSIA0B6	R/W		√	Undefined	
FFFFE0CH	CSIA0B6L	R/W	√ ,		Undefined	
FFFFFE0DH	CSIA0B6H	R/W	√	,	Undefined	
FFFFE0EH	CSIA0B7	R/W		√	Undefined	
FFFFE0EH	CSIA0B7L	R/W	√		Undefined	
FFFFE0FH	CSIA0B7H	R/W	√		Undefined	
FFFFE10H	CSIA0B8	R/W		V	Undefined	
FFFFFE10H	CSIA0B8L	R/W	√		Undefined	
FFFFFE11H	CSIA0B8H	R/W	V		Undefined	
FFFFE12H	CSIA0B9	R/W		√	Undefined	
FFFFFE12H	CSIA0B9L	R/W	V		Undefined	
FFFFFE13H	CSIA0B9H	R/W	$\sqrt{}$		Undefined	
FFFFE14H	CSIA0BA	R/W		$\sqrt{}$	Undefined	
FFFFFE14H	CSIA0BAL	R/W	\checkmark		Undefined	
FFFFFE15H	CSIA0BAH	R/W	\checkmark		Undefined	
FFFFE16H	CSIA0BB	R/W		V	Undefined	
FFFFE16H	CSIA0BBL	R/W	√		Undefined	
FFFFFE17H	CSIA0BBH	R/W	√		Undefined	
FFFFE18H	CSIA0BC	R/W		√	Undefined	
FFFFE18H	CSIA0BCL	R/W	√		Undefined	
FFFFE19H	CSIA0BCH	R/W	√		Undefined	
FFFFE1AH	CSIA0BD	R/W		V	Undefined	
FFFFE1AH	CSIA0BDL	R/W	V		Undefined	
FFFFFE1BH	CSIA0BDH	R/W	√ √		Undefined	
FFFFFE1CH	CSIA0BE	R/W	,	√	Undefined	
FFFFFE1CH	CSIA0BEL CSIA0BEL	R/W	√	· ·	Undefined	
FFFFFE1DH	CSIAOBEH	R/W	√ √		Undefined	
FFFFE1EH	CSIA0BEH CSIA0BF	R/W	٧	√	Undefined	
FFFFFE1EH	CSIA0BFL CSIA0BFL	R/W	√	V		
FFFFFF	CSIAUBFL	R/W			Undefined Undefined	

Table 18-5. CSIA1 Buffer RAM

Address	Symbol	R/W	Manipula	table Bits	After Reset	
			8 16		1	
FFFFE20H	CSIA1B0	R/W		V	Undefined	
FFFFE20H	CSIA1B0L	R/W	V		Undefined	
FFFFE21H	CSIA1B0H	R/W	V		Undefined	
FFFFE22H	CSIA1B1	R/W		V	Undefined	
FFFFFE22H	CSIA1B1L	R/W	V		Undefined	
FFFFFE23H	CSIA1B1H	R/W	√		Undefined	
FFFFE24H	CSIA1B2	R/W		V	Undefined	
FFFFE24H	CSIA1B2L	R/W	V		Undefined	
FFFFFE25H	CSIA1B2H	R/W	V		Undefined	
FFFFE26H	CSIA1B3	R/W		V	Undefined	
FFFFFE26H	CSIA1B3L	R/W	√		Undefined	
FFFFFE27H	CSIA1B3H	R/W	√		Undefined	
FFFFE28H	CSIA1B4	R/W		V	Undefined	
FFFFFE28H	CSIA1B4L	R/W	√		Undefined	
FFFFFE29H	CSIA1B4H	R/W	√		Undefined	
FFFFFE2AH	CSIA1B5	R/W		V	Undefined	
FFFFFE2AH	CSIA1B5L	R/W	√		Undefined	
FFFFFE2BH	CSIA1B5H	R/W	V		Undefined	
FFFFFE2CH	CSIA1B6	R/W	,	V	Undefined	
FFFFFE2CH	CSIA1B6L	R/W	√	,	Undefined	
FFFFFE2DH	CSIA1B6H	R/W	, , ,		Undefined	
FFFFFE2EH	CSIA1B7	R/W	,	V	Undefined	
FFFFFE2EH	CSIA1B7L	R/W	V	,	Undefined	
FFFFFE2FH	CSIA1B7H	R/W	, , ,		Undefined	
FFFFFE30H	CSIA1B8	R/W	,	√	Undefined	
FFFFFE30H	CSIA1B8L	R/W	√	, , , , , , , , , , , , , , , , , , ,	Undefined	
FFFFFE31H	CSIA1B8H	R/W	√ √		Undefined	
FFFFFE32H	CSIA1B9	R/W	,	√	Undefined	
FFFFFE32H	CSIA1B9L	R/W	√	· ·	Undefined	
FFFFFE33H	CSIA1B9H	R/W	√ √		Undefined	
FFFFFE34H	CSIA1BA	R/W	· · ·	V	Undefined	
FFFFFE34H	CSIA1BAL	R/W	√	V	Undefined	
	CSIA1BAH	R/W	1		Undefined	
FFFFFE35H FFFFFE36H	CSIA1BB	R/W	√	√		
FFFFE36H	CSIA1BBL	R/W	√	V	Undefined Undefined	
FFFFFE37H	CSIA1BBH	R/W	√ √		Undefined	
	CSIA1BC	R/W	V	√	Undefined	
FFFFE38H FFFFFE38H	CSIA1BCL	R/W	√	V		
			√ √		Undefined	
FFFFFE39H	CSIA1BCH	R/W	V	-1	Undefined	
FFFFE3AH	CSIA1BD CSIA1BDL	R/W	-1	√	Undefined	
FFFFFE3AH		R/W	√ √		Undefined	
FFFFFE3BH	CSIA1BDH	R/W	V	.1	Undefined	
FFFFFE3CH	CSIA1BE	R/W	I	√	Undefined	
FFFFFE3CH	CSIA1BEL	R/W	√ 		Undefined	
FFFFFE3DH	CSIA1BEH	R/W	√	1	Undefined	
FFFFE3EH	CSIA1BF	R/W	1	√	Undefined	
FFFFFE3EH	CSIA1BFL	R/W	√ ,		Undefined	
FFFFFE3FH	CSIA1BFH	R/W			Undefined	

18.4 Operation

CSIAn can be used in the following two modes.

- 3-wire serial I/O mode
- 3-wire serial I/O mode with automatic transmit/receive function

18.4.1 3-wire serial I/O mode

The one-byte data transmission/reception is executed in the mode in which the CSIMAn.ATEn bit is cleared to 0. In this mode, communication is executed by using three lines: serial clock (SCKAn), serial data output (SOAn), and serial data input (SIAn) pins.

The 3-wire serial I/O mode is controlled by the following three registers.

- Serial operation mode specification register n (CSIMAn)
- Serial status register n (CSISn)
- Divisor selection register n (BRGCAn)
- Remarks 1. For the alternate-function pin settings, refer to Table 4-19 Settings When Port Pins Are Used for Alternate Functions.
 - **2.** n = 0, 1

(1) 1-byte transmission/reception communication operation

(a) 1-byte transmission/reception

When the CSIMAn.CSIAEn bit and the CSIMAn.ATEn bit = 1, 0, respectively, if transfer data is written to the SIOAn register, the data is output via the SOA0 pin in synchronization with the $\overline{\text{SCKAn}}$ pin falling edge, and then input via the SIAn pin in synchronization with the falling edge of the $\overline{\text{SCKAn}}$ pin, and stored in the SIOAn register in synchronization with the rising edge 1 clock later.

Data transmission and data reception can be performed simultaneously.

If only reception is to be performed, transfer can only be started by writing a dummy value to the SIOAn register.

When transfer of 1 byte is complete, a transmission/reception completion interrupt request signal (INTCSIAn) is generated.

In 1-byte transmission/reception, the setting of the CSIMAn.ATMn bit is invalid.

Be sure to read data after confirming that the CSISn.TSFn bit = 0.

Caution Determine the setting procedure of alternate-function pins considering the relationship with the communication partner.




Figure 18-2. 3-Wire Serial I/O Mode Timing

(b) Data format

Remark n = 0, 1

In the data format, data is changed in synchronization with the $\overline{\text{SCKAn}}$ pin falling edge as shown in Figure 18-3.

The data length is fixed to 8 bits and the data transfer direction can be switched by the specification of the CSIMAn.DIRAn bit.

(a) MSB-first (DIRAn bit = 0) SCKAn DO7 DO6 DO5 DO4 DO3 DO2 DO1 DO0 SIAn DI7 DI6 DI5 DI4 DI3 DI2 DI1 DI0 SOAn (b) LSB-first (DIRAn bit = 1) SCKAn SIAn DO0 DO1 DO2 DO3 DO4 DO5 DO6 DO7 SOAn DI0 DI1 DI2 DI3 DI4 DI5 DI6 DI7

Figure 18-3. Format of Transmit/Receive Data

(c) Switching MSB/LSB as start bit

Figure 18-4 shows the configuration of the SIOAn register and the internal bus. As shown in the figure, MSB/LSB can be read or written in reverse form.

Switching MSB/LSB as the start bit can be specified using the CSIMAn.DIRAn bit.

Start bit switching is realized by switching the bit order for data written to the SIOAn register. The SIOAn register shift order remains unchanged.

Thus, switching between MSB-first and LSB-first must be performed before writing data to the SIOAn register.




Figure 18-4. Transfer Bit Order Switching Circuit

(d) Transfer start

Serial transfer is started by setting transfer data to the SIOAn register when the following two conditions are satisfied.

- CSIAn operation control bit (CSIMAn.CSIAEn) = 1
- Other than during serial communication

Caution If the CSIAEn bit is set to 1 after data is written to the SIOAn register, communication does not start.

Upon termination of 8-bit communication, serial communication automatically stops and the transmission/reception completion interrupt request signal (INTCSIAn) is generated.

Remark n = 0, 1

18.4.2 3-wire serial I/O mode with automatic transmit/receive function

Up to 32 bytes of data can be transmitted/received without using software in the mode in which the CSIMAn.ATEn bit is set to 1. After communication is started, only data of the set number of bytes stored in RAM in advance can be transmitted, and only data of the set number of bytes can be received and stored in RAM.

The 3-wire serial I/O mode with automatic transmit/receive function is controlled by the following registers.

- Serial operation mode specification register n (CSIMAn)
- Serial status register n (CSISn)
- Serial trigger register n (CSITn)
- Divisor selection register n (BRGCAn)
- Automatic data transfer address point specification register n (ADTPn)
- Automatic data transfer interval specification register n (ADTIn)

Remarks 1. For the alternate-function pin settings, refer to Table 4-19 Settings When Port Pins Are Used for Alternate Functions.

2. n = 0, 1

(1) Automatic transmit/receive data setting

(a) Transmit data setting

- <1> Write transmit data from the least significant address FFFFE00H/FFFFE20H of buffer RAM (up to FFFFE1FH/FFFFE3FH at maximum). The transmit data should be in the order from lower address to higher address.
- <2> Set the ADTPn register to the value obtained by subtracting 1 from the number of transmit data bytes.

(b) Automatic transmission/reception mode setting

- <1> Set the CSIMAn.CSIAEn bit and the CSIMAn.ATEn bit to 11.
- <2> Set the CSIMAn.RXEAn bit and the CSIMAn.TXEAn bit to 11.
- <3> Set a data transfer interval in the ADTIn register.
- <4> Set the CSITn.ATSTAn bit to 1.

The following operations are automatically carried out when (a) and (b) are carried out.

- After the buffer RAM data indicated by the ADTCn register is transferred to the SIOAn register, transmission is carried out (start of automatic transmission/reception).
- The received data is written to the buffer RAM address indicated by the ADTCn register.
- ADTCn register is incremented and the next data transmission/reception is carried out. Data transmission/reception continues until the ADTCn register incremental output matches the set value of the ADTPn register (end of automatic transmission/reception). However, if the CSIMAn.ATMn bit is set to 1 (continuous transfer mode), the ADTCn register is cleared after a match between the ADTPn and ADTCn registers, and then repeated transmission/reception is started.
- When automatic transmission/reception is terminated, the CSISn.TSFn bit is cleared to 0.

Caution Determine the setting procedure of alternate-function pins considering the relationship with the communication partner.

Remark n = 0.1

(2) Automatic transmission/reception communication operation

(a) Automatic transmission/reception mode

Automatic transmission/reception can be performed using buffer RAM.

The data stored in the buffer RAM is output from the SOAn pin via the SIOAn register in synchronization with the SCKAn pin falling edge by performing (a) and (b) in (1) Automatic transmit/receive data setting.

The data is then input from the SIAn pin via the SIOAn register in synchronization with the serial clock falling edge of the SCKAn pin and the receive data is stored in the buffer RAM in synchronization with the rising edge 1 clock later.

Data transfer ends if the CSISn.TSFn bit is cleared to 0 when any of the following conditions is met.

- Reset by clearing the CSIMAn.CSIAEn bit to 0
- Transfer of 1 byte is complete by setting the CSITn.ATSTPn bit to 1
- Transfer of the range specified by the ADTPn register is complete

At this time, a transmission/reception completion interrupt request signal (INTCSIAn) is generated except when the CSIAEn bit = 0.

If a transfer is terminated in the middle, transfer starting from the remaining data is not possible. Read the ADTCn register to confirm how much of the data has already been transferred, set the transfer data again, and perform (a) and (b) in (1) Automatic transmit/receive data setting.

Figure 18-5 shows the operation timing in automatic transmission/reception mode and Figure 18-6 shows the operation flowchart. Figure 18-7 shows the operation of the buffer RAM when 6 bytes of data are transmitted/received.

Remark n = 0.1




Figure 18-5. Automatic Transmission/Reception Mode Operation Timings




Figure 18-6. Automatic Transmission/Reception Mode Flowchart

In 6-byte transmission/reception (CSIMAn.ATMn bit = 0, CSIMAn.RXEAn bit = 1, CSIMAn.TXEAn bit = 1) in automatic transmission/reception mode, buffer RAM operates as follows.

(i) When transmission/reception operation is started (refer to Figure 18-7 (a).)

When the CSITn.ATSTAn bit is set to 1, transmit data 1 (T1) is transferred from the buffer RAM to the SIOAn register. When transmission of the first byte is completed, receive data 1 (R1) is transferred from the SIOAn register to the buffer RAM, and the ADTCn register is incremented. Then transmit data 2 (T2) is transferred from the buffer RAM to the SIOAn register.


(ii) 4th byte transmission/reception point (refer to Figure 18-7 (b).)

Transmission/reception of the third byte is completed, and transmit data 4 (T4) is transferred from the buffer RAM to the SIOAn register. When transmission of the fourth byte is completed, the receive data 4 (R4) is transferred from the SIOAn register to the buffer RAM, and the ADTCn register is incremented.

(iii) Completion of transmission/reception (refer to Figure 18-7 (c).)

When transmission of the sixth byte is completed, receive data 6 (R6) is transferred from SIOAn register to the buffer RAM, and the transmission/reception completion interrupt request signal (INTCSIAn) is generated.

Figure 18-7. Buffer RAM Operation in 6-Byte Transmission/Reception (in Automatic Transmission/Reception Mode) (1/2)



(b) 4th byte transmission/reception FFFFFE1FH SIOAn register FFFFFE05H Transmit data 6 (R6) Receive data 4 (R4) Transmit data 5 (R5) ADTPn register 5 Transmit data 4 (R4) Receive data 3 (T3) 3 ADTCn register Receive data 2 (T2) FFFFE00H INTCSIAn signal Receive data 1 (T1) Not generated (c) Completion of transmission/reception FFFFFE1FH FFFFFE05H Receive data 6 (R6) SIOAn register Receive data 5 (R5) ADTPn register 5 Receive data 4 (R4) Receive data 3 (R3) ADTCn register 5 Receive data 2 (R2) FFFFE00H INTCSIAn signal Generated Receive data 1 (R1) Remarks 1. The above addresses are for CSIA0. For CSIA1, the addresses are FFFFFE20H to FFFFFE3FH. **2.** n = 0, 1

Figure 18-7. Buffer RAM Operation in 6-Byte Transmission/Reception (in Automatic Transmission/Reception Mode) (2/2)

(b) Automatic transmission mode

Remark n = 0, 1


In this mode, the specified number of 8-bit unit data are transmitted.

Serial transfer is started when the CSITn.ATSTAn bit is set to 1 while the CSIMAn.CSIAEn, CSIMAn.ATEn, and CSIMAn.TXEAn bits are set to 1.

When the final byte has been transmitted, an interrupt request signal (INTCSIAn) is generated.

Figure 18-8 shows the automatic transmission mode operation timing, and Figure 18-9 shows the operation flowchart. Figure 18-10 shows the operation of the buffer RAM when 6 bytes of data are transmitted.

Figure 18-8. Automatic Transmission Mode Operation Timing






Figure 18-9. Automatic Transmission Mode Flowchart

In 6-byte transmission (CSIMAn.ATMn bit = 0, CSIMAn.RXEAn bit = 0, CSIMAn.TXEAn bit = 1, CSIMAn.ATEn bit = 1) in automatic transmission mode, buffer RAM operates as follows.

(i) When transmission is started (refer to Figure 18-10 (a).)

When the CSITn.ATSTAn bit is set to 1, transmit data 1 (T1) is transferred from the buffer RAM to the SIOAn register. When transmission of the first byte is completed, the ADTCn register is incremented. Then transmit data 2 (T2) is transferred from the buffer RAM to the SIOAn register.


(ii) 4th byte transmission point (refer to Figure 18-10 (b).)

Transmission of the third byte is completed, and transmit data 4 (T4) is transferred from the buffer RAM to the SIOAn register. When transmission of the fourth byte is completed, the ADTCn register is incremented.

(iii) Completion of transmission (refer to Figure 18-10 (c).)

When transmission of the sixth byte is completed, the interrupt request signal (INTCSIAn) is generated, and the TFSn flag is cleared to 0.

Figure 18-10. Buffer RAM Operation in 6-Byte Transmission (in Automatic Transmission Mode) (1/2)



(b) 4th byte transmission point FFFFFE1FH FFFFE05H SIOAn register Transmit data 6 (T6) Transmit data 5 (T5) 5 ADTPn register Transmit data 4 (T4) Transmit data 3 (T3) 3 ADTCn register Transmit data 2 (T2) FFFFE00H INTCSIAn signal Transmit data 1 (T1) Not generated (c) Completion of transmission FFFFFE1FH FFFFFE05H Transmit data 6 (T6) SIOAn register Transmit data 5 (T5) 5 ADTPn register Transmit data 4 (T4) Transmit data 3 (T3) 5 ADTCn register Transmit data 2 (T2) FFFFE00H Transmit data 1 (T1) Generated INTCSIAn signal Remarks 1. The above addresses are for CSIA0. For CSIA1, the addresses are FFFFFE20H to FFFFFE3FH. **2.** n = 0, 1

Figure 18-10. Buffer RAM Operation in 6-Byte Transmission (in Automatic Transmission Mode) (2/2)

(c) Repeat transmission mode


In this mode, data stored in the buffer RAM is transmitted repeatedly.

Serial transfer is started when the CSITn.ATSTAn bit is set to 1 while the CSIMAn.CSIAEn, CSIMAn.ATEn, CSIMAn.ATMn, and CSIMAn.TXEAn bits are set to 1.

Unlike the basic transmission mode, after the specified number of bytes has been transmitted, the transmission/reception completion interrupt request signal (INTCSIAn) is not generated, the ADTCn register is reset to 0, and the buffer RAM contents are transmitted again.

The repeat transmission mode operation timing is shown in Figure 18-11, and the operation flowchart in Figure 18-12. Figure 18-13 shows the operation of the buffer RAM when 6 bytes of data are transmitted in the repeat transmission mode.

Figure 18-11. Repeat Transmission Mode Operation Timing






Figure 18-12. Repeat Transmission Mode Flowchart

In 6-byte transmission (CSIMAn.ATMn bit = 1, CSIMAn.RXEAn bit = 0, CSIMAn.TXEAn bit = 1, CSIMAn.ATEn bit = 1) in repeat transmission mode, buffer RAM operates as follows.

(i) When transmission is started (refer to Figure 18-13 (a).)

When the CSITn.ATSTAn bit is set to 1, transmit data 1 (T1) is transferred from the buffer RAM to the SIOAn register. When transmission of the first byte is completed, the ADTCn register is incremented. Then transmit data 2 (T2) is transferred from the buffer RAM to the SIOAn register.

(ii) Upon completion of transmission of 6 bytes (refer to Figure 18-13 (b).)


When transmission of the sixth byte is completed, the interrupt request signal (INTCSIAn) is not generated.

The ADTCn register is reset to 0.

(iii) 7th byte transmission point (refer to Figure 18-13 (c).)

Transmit data 1 (T1) is transferred from the buffer RAM to SIOAn register again. When transmission of the first byte is completed, the ADTCn register is incremented. Then transmit data 2 (T2) is transferred from the buffer RAM to the SIOAn register.

Figure 18-13. Buffer RAM Operation in 6-Byte Transmission (in Repeat Transmission Mode) (1/2)



(b) Upon completion of transmission of 6 bytes FFFFFE1FH FFFFFE05H SIOAn register Transmit data 6 (T6) Transmit data 5 (T5) 5 ADTPn register Transmit data 4 (T4) Transmit data 3 (T3) 5 ADTCn register Transmit data 2 (T2) INTCSIAn signal FFFFFE00H Transmit data 1 (T1) Not generated (c) 7th byte transmission point FFFFFE1FH FFFFFE05H Transmit data 6 (T6) SIOAn register Transmit data 5 (T5) 5 ADTPn register Transmit data 4 (T4) Transmit data 3 (T3) 0 ADTCn register Transmit data 2 (T2) FFFFE00H INTCSIAn signal Transmit data 1 (T1) Not generated Remarks 1. The above addresses are for CSIA0. For CSIA1, the addresses are FFFFFE20H to FFFFFE3FH. **2.** n = 0, 1

Figure 18-13. Buffer RAM Operation in 6-Byte Transmission (in Repeat Transmission Mode) (2/2)

(d) Data format

In the data format, data is changed in synchronization with the $\overline{\text{SCKAn}}$ pin falling edge as shown in Figure 18-14.

The data length is fixed to 8 bits and the data transfer direction can be switched by the specification of the CSIMAn.DIRAn bit.

(a) MSB-first (DIRAn bit = 0) SCKAn SIAn DO7 DO6 DO5 DO4 DO3 DO2 DO1 DO0 SOAn DI7 DI6 DI5 DI4 DI3 DI2 DI1 DI0 (b) LSB-first (DIRAn bit = 1) SCKAn SIAn DO0 DO1 DO2 DO3 DO4 DO5 DO6 DO7 SOAn DI0 DI1 DI2 DI3 DI4 DI5 DI6 DI7 Remark n = 0, 1

Figure 18-14. Format of CSIAn Transmit/Receive Data

(e) Automatic transmission/reception suspension and restart

Automatic transmission/reception can be temporarily suspended by setting the CSITn.ATSTPn bit to 1.


During 8-bit data transfer, the transmission/reception is not suspended. It is suspended upon completion of 8-bit data transfer.

When suspended, the CSISn.TSFn bit is cleared to 0 after transfer of the 8th bit.

To restart automatic transmission/reception, set the CSITn.ATSTAn bit to 1. The remaining data can be transmitted in this way.

- Cautions 1. If the IDLE instruction is executed during automatic transmission/reception, transfer is suspended and the IDLE mode is set if during 8-bit data transfer. When the IDLE mode is cleared, automatic transmission/reception is restarted from the suspended point.
 - 2. When suspending automatic transmission/reception, do not change the operating mode to 3-wire serial I/O mode while the TSFn bit = 1.

Figure 18-15. Automatic Transmission/Reception Suspension and Restart



CHAPTER 19 I2C BUS

To use the I²C bus function, set the P38/SDA0, P39/SCL0, P80/SDA1, and P81/SCL1 pins to N-ch open drain output as the alternate function.

In the V850ES/KJ1, two channels of I²C bus are provided.

The products with an on-chip I²C bus are shown below.

 μ PD703216Y, 703217Y, 70F3217Y, 70F3217HY, 70F3218HY

19.1 Selecting UART2 or I²C1 Mode

UART2 and I²C1 of the V850ES/KJ1 share pins, and therefore these interfaces cannot be used at the same time. Select UART2 or I²C1 in advance by using the PMC8 and PFC8 registers (refer to **4.3.8 Port 8**).

Caution UART2 or I²C1 transmission/reception operations are not guaranteed if the mode is changed during transmission or reception. Be sure to disable the operation of the unit that is not used.

Figure 19-1. Selecting Mode of UART2 or I²C1

	7	6	5	4	3	2	1	0
PMC8	0	0	0	0	0	0	PMC81	PMC80
After re	set: 00H	R/W	Address:	FFFFF47	′0H			
	7	6	5	4	3	2	1	0
PFC8	0	0	0	0	0	0	PFC81	PFC80
	PFC8	Bn	PMC8n		Operation	on mode		
	0		0	Port I/C	mode			
	0		1	UART2	mode			
	1		0	Port I/C	mode			
	1		1	I ² C1 mc	ode			

19.2 Features

The I²C0 and I²C1 have the following two modes.

- Operation stop mode
- I²C (Inter IC) bus mode (multimaster supported)

(1) Operation stop mode

This mode is used when serial transfers are not performed. It can therefore be used to reduce power consumption.

(2) I²C bus mode (multimaster supported)

This mode is used for 8-bit data transfers with several devices via two lines: a serial clock (SCLn) line and a serial data bus (SDAn) line.

This mode complies with the I²C bus format and the master device can output "start condition", "data", and "stop condition" data to the slave device, via the serial data bus. The slave device automatically detects these received data by hardware. This function can simplify the part of application program that controls the I²C bus. Since the SCLn and SDAn pins are used for N-ch open drain outputs, I²Cn requires pull-up resistors for the serial clock line and the serial data bus line.

Remark n = 0, 1





Figure 19-2. Block Diagram of I²Cn

A serial bus configuration example is shown below.

Figure 19-3. Serial Bus Configuration Example Using I^2C Bus



19.3 Configuration

I²Cn includes the following hardware.

Table 19-1. Configuration of I²Cn

Item	Configuration
Registers	IIC shift registers 0 and 1 (IIC0, IIC1) Slave address registers 0 and 1 (SVA0, SVA1)
Control registers	IIC control registers 0 and 1 (IICC0, IICC1) IIC status registers 0 and 1 (IICS0, IICS1) IIC flag registers 0 and 1 (IICCF0, IICCF1) IIC clock selection registers 0 and 1 (IICCL0, IICCL1) IIC function expansion registers 0 and 1 (IICX0, IICX1)

Remark n = 0, 1

(1) IIC shift registers 0 and 1 (IIC0, IIC1)

The IICn register is used to convert 8-bit serial data to 8-bit parallel data and to convert 8-bit parallel data to 8-bit serial data. The IICn register can be used for both transmission and reception.

Write and read operations to the IICn register are used to control the actual transmit and receive operations.

The IICn register can be read or written in 8-bit units.

After reset, IIC0 and IIC1 are cleared to 00H.

(2) Slave address registers 0 and 1 (SVA0, SVA1)

The SVAn register sets local addresses when in slave mode.

The SVAn register can be read or written in 8-bit units.

After reset, SVA0 and SVA1 are cleared to 00H.

(3) SO latch

The SO latch is used to retain the SDAn pin's output level.

(4) Wakeup controller

This circuit generates an interrupt request signal (INTIICn) when the address received by this register matches the address value set to the SVAn register or when an extension code is received.

(5) Prescaler

This selects the sampling clock to be used.

(6) Serial clock counter

This counter counts the serial clocks that are output and the serial clocks that are input during transmit/receive operations and is used to verify that 8-bit data was sent or received.

(7) Interrupt request signal generator

This circuit controls the generation of interrupt request signals (INTIICn).

An I²C interrupt is generated following either of two triggers.

- Falling of the eighth or ninth clock of the serial clock (set by IICCn.WTIMn bit)
- Interrupt request generated when a stop condition is detected (set by IICCn.SPIEn bit)

(8) Serial clock controller

In master mode, this circuit generates the clock output via the SCLn pin from a sampling clock.

(9) Serial clock wait controller

This circuit controls the wait timing.

(10) ACK output circuit, stop condition detector, start condition detector, and ACK detector

These circuits are used to output and detect various control signals.

(11) Data hold time correction circuit

This circuit generates the hold time for data corresponding to the falling edge of the serial clock.

(12) Start condition generator

This circuit generates a start condition when the IICCn.STTn bit is set.

However, in the communication reservation disabled status (IICFn.IICRSVn bit = 1), when the bus is not released (IICFn.IICBSYn bit = 1), start condition requests are ignored and the IICFn.STCFn bit is set to 1.

(13) Bus status detector

This circuit detects whether or not the bus is released by detecting start conditions and stop conditions. However, as the bus status cannot be detected immediately following operation, the initial status is set by the IICFn.STCENn bit.

19.4 Registers

I²C0 and I²C1 are controlled by the following registers.

- IIC control registers 0, 1 (IICC0, IICC1)
- IIC status registers 0, 1 (IICS0, IICS1)
- IIC flag registers 0, 1 (IICF0, IICF1)
- IIC clock selection registers 0, 1 (IICCL0, IICCL1)
- IIC function expansion registers 0, 1 (IICX0, IICX1)

The following registers are also used.

- IIC shift registers 0, 1 (IIC0, IIC1)
- Slave address registers 0, 1 (SVA0, SVA1)

Remark For the alternate-function pin settings, refer to Table 4-19 Settings When Port Pins Are Used for Alternate Functions.

(1) IIC control registers 0, 1 (IICC0, IICC1)

The IICCn register is used to enable/stop I²Cn operations, set wait timing, and set other I²C operations.

The IICCn register can be read or written in 8-bit or 1-bit units.

After reset, IICCn is cleared to 00H.

(1/4)

After reset: 00H R/W Address: IICC0 FFFFD82H, IICC1 FFFFD92H <7> <6> <5> <4> <2> <0> <3> <1> IICCn IICEn LRELn WRELn SPIEn WTIMn ACKEn STTn SPTn

(n = 0, 1)

IICEn	I ² Cn operation enable/disable specification		
0	Stop operation. Reset the IICSn register ^{Note 1} . Stop internal operation.		
1	Enable operation.		
Condition for clearing (IICEn bit = 0)		Condition for setting (IICEn bit = 1)	
Cleared by instruction Reset		Set by instruction	

LRELn	Exit from communications
0	Normal operation
1	This exits from the current communications and sets standby mode. This setting is automatically cleared to 0 after being executed. Its uses include cases in which a locally irrelevant extension code has been received. The SCLn and SDAn lines are set to high impedance. The STTn, SPTn, IICSn.MSTSn, IICSn.EXCn, IICSn.COIn, IICSn.TRCn, IICSn.ACKDn, and IICSn.STDn bits are cleared to 0.

The standby mode following exit from communications remains in effect until the following communications entry conditions are met.

- After a stop condition is detected, restart is in master mode.
- An address match or extension code reception occurs after the start condition.

Condition for clearing (LRELn bit = 0) ^{Note 2}	Condition for setting (LRELn bit = 1)	
Automatically cleared after execution	Set by instruction	
• Reset		

WRELn	Wait cancellation control		
0	Do not cancel wait		
1	Cancel wait. This setting is automatically cleared to 0 after wait is canceled.		
Condition for clearing (WRELn bit = 0) ^{Note 2}		Condition for setting (WRELn bit = 1)	
Automatically cleared after execution Reset		Set by instruction	

- **Notes 1.** The IICSn register, and the IICFn.STCFn, IICFn.IICBSYn, IICCLn.CLDn, and IICCLn.DADn bits are reset.
 - **2.** This flag's signal is invalid when the IICEn bit = 0.

(2/4)

SPIEn	Enable/disable generation of interrupt request when stop condition is detected		
0	Disable		
1	Enable		
Condition f	or clearing (SPIEn bit = 0) ^{Note}	Condition for setting (SPIEn bit = 1)	
Cleared by instruction Reset		Set by instruction	

WTIMn	Control of wait and interrupt request generation
0	Interrupt request is generated at the eighth clock's falling edge. Master mode: After output of eight clocks, clock output is set to low level and wait is set. Slave mode: After input of eight clocks, the clock is set to low level and wait is set for master device.
1	Interrupt request is generated at the ninth clock's falling edge. Master mode: After output of nine clocks, clock output is set to low level and wait is set. Slave mode: After input of nine clocks, the clock is set to low level and wait is set for master device.

An interrupt is generated at the falling of the 9th clock during address transfer independently of the setting of this bit. The setting of this bit is valid when the address transfer is completed. When in master mode, a wait is inserted at the falling edge of the ninth clock during address transfers. For a slave device that has received a local address, a wait is inserted at the falling edge of the ninth clock after an acknowledge signal (ACK) is issued. However, when the slave device has received an extension code, a wait is inserted at the falling edge of the eighth clock.

Condition for clearing (WTIMn bit = 0) ^{Note}	Condition for setting (WTIMn bit = 1)	
Cleared by instruction	Set by instruction	
• Reset		

ACKEn	Acknowledgment control		
0	Disable acknowledgment.		
1	Enable acknowledgment. During the ninth clock period, the SDAn line is set to low level. However, \overline{ACK} is invalid during address transfers and other than in expansion mode.		
Condition for clearing (ACKEn bit = 0) ^{Note}		Condition for setting (ACKEn bit = 1)	
Cleared by instruction Reset		Set by instruction	

Note This flag's signal is invalid when the IICEn bit = 0.

(3/4)

STTn	Star	t condition trigger		
0	Do not generate a start condition.			
1	When bus is released (in STOP mode): Generate a start condition (for starting as master). The SDAn line is changed from high level to low level and then the start condition is generated. Next, after the rated amount of time has elapsed, the SCLn line is changed to low level. When a third party is communicating • When communication reservation function is enabled (IICFn.IICRSVn bit = 0) Functions as the start condition reservation flag. When set to 1, automatically generates a start condition after the bus is released. • When communication reservation function is disabled (IICRSVn bit = 1) The IICFn.STCFn bit is set to 1. No start condition is generated. In the wait state (when master device): Generates a restart condition after releasing the wait.			
Cautions concerning set timing For master reception: Cannot be set to 1 during transfer. Can be set to 1 only when the ACKEn bit has been cleared to 0 and slave has been notified of final reception. For master transmission: A start condition cannot be generated normally during the ACKn period. Set to 1 during the wait period.				
Condition	for clearing (STTn bit = 0) ^{Note}	Condition for setting (STTn bit = 1)		
Cleared by loss in arbitration Cleared after start condition is generated by master		Set by instruction		

Note This flag's signal is invalid when the IICEn bit = 0.

• When the LRELn bit = 1 (exit from communications)

• When the IICEn bit = 0 (operation stop)

Reset

Remark The STTn bit is 0 if it is read after data setting.

(4/4)

SPTn		Stop condition trigg	ger		
0	Stop condition is not generated.				
1	Stop condition is generated (termination of master device's transfer). After the SDAn line goes to low level, either set the SCLn line to high level or wait until the SCLn pin goes to high level. Next, after the rated amount of time has elapsed, the SDAn line is changed from low level to high level and a stop condition is generated.				
	Cautions concerning setting timing For master reception: Cannot be set to 1 during transfer. Can be set to 1 only when the ACKEn bit has been cleared to 0 and during the wait period after slave has been notified of final reception.				
For maste	For master transmission: A stop condition cannot be generated normally during the ACK signal period. Set to during the wait period.				
The SPT When the of eight of When a	 Cannot be set to 1 at the same time as the STTn bit. The SPTn bit can be set to 1 only when in master mode^{Note 1}. When the WTIMn bit has been cleared to 0, if the SPTn bit is set to 1 during the wait period that follows output of eight clocks, note that a stop condition will be generated during the high-level period of the ninth clock. When a ninth clock must be output, the WTIMn bit should be set from 0 to 1 during the wait period following output of eight clocks, and the SPTn bit should be set to 1 during the wait period that follows output of the ninth 				
Condition	Condition for clearing (SPTn bit = 0) ^{Note 2} Condition for setting (SPTn bit = 1)				
Automati When the	Cleared by loss in arbitration Automatically cleared after stop condition is detected When the LRELn bit = 1 (exit from communications) When the IICEn bit = 0 (operation stop) Reset				

- **Notes 1.** Set the SPTn bit to 1 only in master mode. However, the SPTn bit must be set to 1 and a stop condition generated before the first stop condition is detected following the switch to operation enable status. For details, refer to **19.15 Cautions**.
 - **2.** This flag's signal is invalid when the IICEn bit = 0.

Caution When the IICSn.TRCn bit is set to 1, the WRELn bit is set to 1 during the ninth clock and wait is canceled, after which the TRCn bit is cleared to 0 and the SDAn line is set to high impedance.

Remark The SPTn bit is 0 if it is read after data setting.

(2) IIC status registers 0, 1 (IICS0, IICS1)

The IICSn register indicates the status of the I²Cn bus.

The IICSn register is read-only, in 8-bit or 1-bit units.

After reset, IICSn is cleared to 00H.

Caution When the main clock is stopped and the CPU is operating on the subclock, do not access the IICSn register using an access method that causes a wait.

For details, refer to 3.4.8 (2).

(1/3)

After reset:	00H	R		Address	IICS0 FFFI	FFD86H, IIC	S1 FFFFFD9	06H
	<7>	<6>	<5>	<4>	<3>	<2>	<1>	<0>
IICSn	MSTSn	ALDn	EXCn	COIn	TRCn	ACKDn	STDn	SPDn
,								

(n = 0, 1)

MSTSn Mas	Master device status		
0 Slave device status or communication standby	Slave device status or communication standby status		
Master device communication status	Master device communication status		
Condition for clearing (MSTSn bit = 0)	Condition for setting (MSTSn bit = 1)		
 When a stop condition is detected When the ALDn bit = 1 (arbitration loss) Cleared by the IICCn.LRELn bit = 1 (exit from communications) When the IICCn.IICEn bit changes from 1 to 0 (operation stop) 	When a start condition is generated		

ALDn	Detection of arbitration loss		
0	This status means either that there was no arbitration or that the arbitration result was a "win".		
1	This status indicates the arbitration result was a "loss". The MSTSn bit is cleared to 0.		
Condition for clearing (ALDn bit = 0)		Condition for setting (ALDn bit = 1)	
Automatically cleared after the IICSn register is read Note When the IICEn bit changes from 1 to 0 (operation stop) Reset		When the arbitration result is a "loss".	

Note This register is also cleared when a bit manipulation instruction is executed for bits other than the IICSn register.

(2/3)

EXCn	Detection of extension code reception		
0	Extension code was not received.		
1	Extension code was received.		
Condition	for clearing (EXCn bit = 0)	Condition for setting (EXCn bit = 1)	
When a start condition is detected When a stop condition is detected Cleared by the LRELn bit = 1 (exit from communications) When the IICEn bit changes from 1 to 0 (operation stop) Reset		When the higher four bits of the received address data is either "0000" or "1111" (set at the rising edge of the eighth clock).	

COIn	Detection of matching addresses		
0	Addresses do not match.		
1	Addresses match.		
Condition for clearing (COIn bit = 0)		Condition for setting (COIn bit = 1)	
 When a start condition is detected When a stop condition is detected Cleared by the LRELn bit = 1 (exit from communications) When the IICEn bit changes from 1 to 0 Reset 		When the received address matches the local address (SVAn register) (set at the rising edge of the eighth clock).	

TRCn	Detection of transmit/receive status		
0	Receive status (other than transmit status). The SDAn line is set for high impedance.		
1	Transmit status. The value in the SO latch is enabled for output to the SDAn line (valid starting at the rising edge of the first byte's ninth clock).		
Condition	for clearing (TRCn bit = 0)	Condition for setting (TRCn bit = 1)	
Condition for clearing (TRCn bit = 0) • When a stop condition is detected • Cleared by the LRELn bit = 1 (exit from communications) • When the IICEn bit changes from 1 to 0 (operation stop) • Cleared by the IICCn.WRELn bit = 1 Note (wait release) • When the ALDn bit changes from 0 to 1 (arbitration loss) • Reset Master • When "1" is output to the first byte's LSB (transfer direction specification bit) Slave • When a start condition is detected		When a start condition is generated Slave When "1" is input in the first byte's LSB (transfer direction specification bit)	

Note The IICSn.TRCn bit is cleared to 0 and the SDAn line become high impedance when the IICCn.WRELn bit is set to 1 and wait state is released at the ninth clock with the TRCn bit = 1.

(3/3)

ACKDn	Detection of acknowledge signal (ACK)		
0	ACK signal was not detected.		
1	ACK signal was detected.		
Condition for clearing (ACKDn bit = 0)		Condition for setting (ACKDn bit = 1)	
 When a stop condition is detected At the rising edge of the next byte's first clock Cleared by the LRELn bit = 1 (exit from communications) When the IICEn bit changes from 1 to 0 (operation stop) Reset 		After the SDAn pin is set to low level at the rising edge of the SCLn pin's ninth clock	

STDn	Detection of start condition		
0	Start condition was not detected.		
1	Start condition was detected. This indicates that the address transfer period is in effect		
Condition f	or clearing (STDn bit = 0)	Condition for setting (STDn bit = 1)	
 When a stop condition is detected At the rising edge of the next byte's first clock following address transfer Cleared by the LRELn bit = 1 (exit from communications) When the IICEn bit changes from 1 to 0 (operation stop) Reset 		When a start condition is detected	

SPDn	Detection of stop condition		
0	Stop condition was not detected.		
1	Stop condition was detected. The master device's communication is terminated and the bus is released.		
Condition for clearing (SPDn bit = 0)		Condition for setting (SPDn bit = 1)	
At the rising edge of the address transfer byte's first clock following setting of this bit and detection of a start condition When the IICEn bit changes from 1 to 0 (operation stop) Reset		When a stop condition is detected	

(3) IIC flag registers 0, 1 (IICF0, IICF1)

IICF0 and IICF1 are registers that set the operation mode of I²Cn and indicate the status of the I²C bus.

These registers can be read or written in 8-bit or 1-bit units. However, the STCFn and IICBSYn bits are readonly.

The IICRSVn bit can be used to enable/disable the communication reservation function (refer to 19.14 Communication Reservation).

The STCENn bit can be used to set the initial value of the IICBSYn bit (refer to 19.15 Cautions).

The IICRSVn and STCENn bits can be written only when the operation of I^2 Cn is disabled (IICCn.IICEn bit = 0). When operation is enabled, the IICFn register can be read.

After reset, IICFn is cleared to 00H.

 After reset: 00H
 R/W^{Note}
 Address: IICF0 FFFFD8AH, IICF1 FFFFD9AH

 <7>
 <6>
 5
 4
 3
 2
 <1><0>

 IICFn
 STCFn
 IICBSYn
 0
 0
 0
 STCENn
 IICRSVn

(n = 0, 1)

STCFn	IICCn.STTn clear flag		
0	Generate start condition		
1	Start condition generation unsuccessful: clear STTn flag		
Condition for clearing (STCFn bit = 0)		Condition for setting (STCFn bit = 1)	
Clearing by setting the STTn bit = 1 Reset		Generating start condition unsuccessful and the STTn bit cleared to 0 when communication reservation is disabled (IICRSVn bit = 1).	

IICBSYn	I ² Cn bus status flag		
0	Bus release status		
1	Bus communication status		
Condition for clearing (IICBSYn bit = 0) Condition for setting (Condition for setting (IICBSYn bit = 1)	
Detection of stop condition Reset		 Detection of start condition Setting of the IICEn bit when the STCENn bit = 0 	

STCENn	Initial start enable trigger		
0	After operation is enabled (IICEn bit = 1), enable generation of a start condition upon detection of a stop condition.		
1	After operation is enabled (IICEn bit = 1), enable generation of a start condition without detecting a stop condition.		
Condition for clearing (STCEn bit = 0) Condition		Condition for setting (STCEn bit = 1)	
Detection of start condition Reset		Setting by instruction	

IICRSVn	Communication re	servation function disable bit
0	Enable communication reservation	
1	Disable communication reservation	
Condition	for clearing (IICRSVn bit = 0)	Condition for setting (IICRSVn bit = 1)
Clearing Reset	g by instruction	Setting by instruction

Note Bits 6 and 7 are read-only bits.

Cautions 1. Write to the STCENn bit only when the operation is stopped (IICEn bit = 0).


- As the bus release status (IICBSYn bit = 0) is recognized regardless of the actual bus status when the STCENn bit = 1, when generating the first start condition (STTn bit = 1), it is necessary to verify that no third party communications are in progress in order to prevent such communications from being destroyed.
- 3. Write to the IICRSVn bit only when the operation is stopped (IICEn bit = 0).

(4) IIC clock selection registers 0, 1 (IICCL0, IICCL1)

The IICCLn register is used to set the transfer clock for the I²C bus.

The IICCLn register can be read or written in 8-bit or 1-bit units. However, the CLDn and DADn bits are read-only. The SMCn, CLn1 and CLn0 bits are set in combination with the IICXn.CLXn bit (refer to 19.4 (6) I²Cn transfer clock setting method).

After reset, IICCLn is cleared to 00H.



CLDn	Detection of SCLn pin level (valid only when IICCn.IICEn bit = 1)			
0	The SCLn pin was detected at low level.			
1	The SCLn pin was detected at high level.			
Condition f	for clearing (CLDn bit = 0)	Condition for setting (CLDn bit = 1)		
	e SCLn pin is at low level e IICEn bit = 0 (operation stop)	When the SCLn pin is at high level		

DADn	Detection of SDAn pin	level (valid only when IICEn bit = 1)
0	The SDAn pin was detected at low level.	
1	The SDAn pin was detected at high level.	
Condition f	or clearing (DADn bit = 0)	Condition for setting (DADn bit = 1)
	e SDAn pin is at low level En bit = 0 (operation stop)	When the SDAn pin is at high level

SMCn	Operation mode switching
0	Operates in standard mode.
1	Operates in high-speed mode.

DFCn	Digital filter operation control
0	Digital filter off.
1	Digital filter on.

Digital filter can be used only in high-speed mode.

In high-speed mode, the transfer clock does not vary regardless of DFCn bit set/clear.


The digital filter is used for noise elimination in high-speed mode.

Note Bits 4 and 5 are read-only bits.

(5) IIC function expansion registers 0, 1 (IICX0, IICX1)

These registers set the function expansion of I²Cn (valid only in high-speed mode).

These registers can be read or written in 8-bit or 1-bit units. The CLXn bit is set in combination with the IICCLn.SMCn, IICCLn.CLn1, and IICCLn.CLn0 bits (refer to 19.4 (6) I²Cn transfer clock setting method). After reset, IICXn is cleared to 00H.



(6) I2Cn transfer clock setting method

The l^2 Cn transfer clock frequency (fscL) is calculated using the following expression (n = 0, 1).

$$fscl = 1/(m \times T + t_R + t_F)$$

m = 12, 24, 48, 54, 86, 88, 172, 198 (refer to **Table 19-2 Selection Clock Setting**.)


T: 1/fxx

tr: SCLn rise time

tr: SCLn fall time

For example, the I^2 Cn transfer clock frequency (fscL) when fxx = 16 MHz, m = 172, t_R = 200 ns, and t_F = 50 ns is calculated using following expression.

$$f_{SCL} = 1/(172 \times 62.5 \text{ ns} + 200 \text{ ns} + 50 \text{ ns}) \cong 90.9 \text{ kHz}$$



The selection clock is set using a combination of the IICCLn.SMCn, IICCLn.CLn1, and IICCLn.CLn0 bits and the IICXn.CLXn bit.

Table 19-2. Selection Clock Setting

IICXn		IICCLn		Selection Clock	Transfer Clock	Settable Internal System	Operation Mode
Bit 0	Bit 3	Bit 1	Bit 0		(fxx/m)	Clock Frequency (fxx) Range	
CLXn	SMCn	CLn1	CLn0			Kange	
0	0	0	0	fxx/2	fxx/88	4.0 MHz to 8.38 MHz	Normal mode
0	0	0	1	fxx/2	fxx/172	8.38 MHz to 16.76 MHz	(SMCn bit = 0)
0	0	1	0	fxx	fxx/86	4.19 MHz to 8.38 MHz	
0	0	1	1	fxx/3	fxx/198	16.0 MHz to 19.8 MHz	
0	1	0	х	fxx/2	fxx/48	8 MHz to 16.76 MHz	High-speed mode
0	1	1	0	fxx	fxx/24	4 MHz to 8.38 MHz	(SMCn bit = 1)
0	1	1	1	fxx/3	fxx/54	16 MHz to 20 MHz	
1	0	Х	х	Setting prohibited			
1	1	0	х	fxx/2	fxx/24	8.00 MHz to 8.38 MHz	High-speed mode
1	1	1	0	fxx	fxx/12	4.00 MHz to 4.19 MHz	(SMCn bit = 1)
1	1	1	1	Setting prohibited			

Remarks 1. n = 0, 1

2. x: don't care


(7) IIC shift registers 0, 1 (IIC0, IIC1)

The IICn register is used for serial transmission/reception (shift operations) that is synchronized with the serial clock.

The IICn register can be read or written in 8-bit units, but data should not be written to IICn during a data transfer

When the IICn register is written during wait, the wait is cancelled and data transfer is started.

After reset, IICn is cleared to 00H.



(8) Slave address registers 0, 1 (SVA0, SVA1)

The SVAn register holds the I²C bus's slave addresses.

The SVAn register can be read or written in 8-bit units, but bit 0 should be fixed as 0.

After reset, SVAn is cleared to 00H.

7 6 5 4 3 2 1	0
	U
SVAn	0
(n = 0, 1)	

19.5 Functions

19.5.1 Pin configuration

The serial clock pin (SCLn) and serial data bus pin (SDAn) are configured as follows (n = 0, 1).

SCLnThis pin is used for serial clock input and output.

This pin is an N-ch open-drain output for both master and slave devices. Input is Schmitt input.

SDAnThis pin is used for serial data input and output.

This pin is an N-ch open-drain output for both master and slave devices. Input is Schmitt input.

Since outputs from the serial clock line and the serial data bus line are N-ch open-drain outputs, an external pull-up resistor is required.




Figure 19-4. Pin Configuration Diagram

19.6 I2C Bus Definitions and Control Methods

The following section describes the I²C bus's serial data communication format and the signals used by the I²C bus. The transfer timing for the "start condition", "data", and "stop condition" output via the I²C bus's serial data bus is shown below.




Figure 19-5. I²C Bus's Serial Data Transfer Timing

The master device outputs the start condition, slave address, and stop condition.

The acknowledge signal (ACK) can be output by either the master or slave device (normally, it is output by the device that receives 8-bit data).

The serial clock (SCLn) is continuously output by the master device. However, in the slave device, the SCLn's low-level period can be extended and a wait can be inserted (n = 0, 1).

19.6.1 Start condition

A start condition is met when the SCLn pin is at high level and the SDAn pin changes from high level to low level. The start conditions for the SCLn pin and SDAn pin are signals that the master device outputs to the slave device when starting a serial transfer. Start conditions can be detected when the device is used as a slave (n = 0, 1).




Figure 19-6. Start Conditions

A start condition is output when the IICCn.STTn bit is set to 1 after a stop condition has been detected (IICSn.SPDn bit = 1). When a start condition is detected, IICSn.STDn bit is set to 1.


19.6.2 Addresses

The 7 bits of data that follow the start condition are defined as an address.

An address is a 7-bit data segment that is output in order to select one of the slave devices that are connected to the master device via bus lines. Therefore, each slave device connected via the bus lines must have a unique address.

The slave devices include hardware that detects the start condition and checks whether or not the 7-bit address data matches the data values stored in the SVAn register. If the address data matches the SVAn values, the slave device is selected and communicates with the master device until the master device transmits a start condition or stop condition (n = 0, 1).

Figure 19-7. Address




The slave address and the eighth bit, which specifies the transfer direction as described in **19.6.3 Transfer direction specification** below, are together written to the IICn register and are then output. Received addresses are written to the IICn register.

The slave address is assigned to the higher 7 bits of the IICn register.

19.6.3 Transfer direction specification

In addition to the 7-bit address data, the master device sends 1 bit that specifies the transfer direction. When this transfer direction specification bit has a value of 0, it indicates that the master device is transmitting data to a slave device. When the transfer direction specification bit has a value of 1, it indicates that the master device is receiving data from a slave device.

Figure 19-8. Transfer Direction Specification



19.6.4 Acknowledge signal (ACK)

The acknowledge signal (ACK) is used by the transmitting and receiving devices to confirm serial data reception.

The receiving device returns one \overline{ACK} signal for each 8 bits of data it receives. The transmitting device normally receives an \overline{ACK} signal after transmitting 8 bits of data. However, when the master device is the receiving device, it does not output an \overline{ACK} signal after receiving the final data to be transmitted. The transmitting device detects whether or not an \overline{ACK} signal is returned after it transmits 8 bits of data. When an \overline{ACK} signal is returned, the reception is judged as normal and processing continues. If the slave device does not return an \overline{ACK} signal, the master device outputs either a stop condition or a restart condition and then stops the current transmission. Failure to return an \overline{ACK} signal may be caused by the following two factors.

- <1> Reception was not performed normally.
- <2> The final data was received.

When the receiving device sets the SDAn line to low level during the ninth clock, the \overline{ACK} signal becomes active (normal receive response).


When the IICCn.ACKEn bit is set to 1, automatic \overline{ACK} signal generation is enabled (n = 0, 1).

Transmission of the eighth bit following the 7 address data bits causes the IICSn.TRCn bit to be set. When this TRCn bit's value is 0, it indicates receive mode. Therefore, the ACKEn bit should be set to 1.

When the slave device is receiving (when TRCn bit = 0), if the slave device does not need to receive any more data after receiving several bytes, clearing the ACKEn bit to 0 will prevent the master device from starting transmission of the subsequent data.

Similarly, when the master device is receiving (when TRCn bit = 0) and the subsequent data is not needed and when either a restart condition or a stop condition should therefore be output, clearing the ACKEn bit to 0 will prevent the \overline{ACK} signal from being returned. This prevents the MSB data from being output via the SDAn line (i.e., stops transmission) during transmission from the slave device.

Figure 19-9. Acknowledge Signal (ACK)



When the local address is received, an \overline{ACK} signal is automatically output in synchronization with the falling edge of the SCLn pin's eighth clock regardless of the ACKEn bit value. No \overline{ACK} signal is output if the received address is not a local address (n = 0, 1).

The ACK signal output method during data reception is based on the wait timing setting, as described below.

 When 8-clock wait is selected: (IICCn.WTIMn bit = 0) ACK signal is output at the falling edge of the SCLn pin's eighth clock if the ACKEn bit is set to 1 before wait cancellation.


 When 9-clock wait is selected: (WTIMn bit = 1) ACK signal is automatically output at the falling edge of the SCLn pin's eighth clock if the ACKEn bit has already been set to 1.

19.6.5 Stop condition

When the SCLn pin is at high level, changing the SDAn pin from low level to high level generates a stop condition (n = 0, 1).

A stop condition is a signal that the master device outputs to the slave device when serial transfer has been completed. Stop conditions can be detected when the device is used as a slave.

Figure 19-10. Stop Condition




A stop condition is generated when the IICCn.SPTn bit is set to 1. When the stop condition is detected, the IICSn.SPDn bit is set to 1 and the interrupt request signal (INTIICn) is generated when the IICCn.SPIEn bit is set to 1.

19.6.6 Wait signal (WAIT)

The wait signal (WAIT) is used to notify the communication partner that a device (master or slave) is preparing to transmit or receive data (i.e., is in a wait state).

Setting the SCLn pin to low level notifies the communication partner of the wait status. When wait status has been canceled for both the master and slave devices, the next data transfer can begin (n = 0, 1).

Figure 19-11. Wait Signal (1/2)






Figure 19-11. Wait Signal (2/2)

A wait may be automatically generated depending on the setting for the IICCn.WTIMn bit.

Normally, when the IICCn.WRELn bit is set to 1 or when FFH is written to the IICn register, the wait status is canceled and the transmitting side writes data to the IICn register to cancel the wait status.

The master device can also cancel the wait status via either of the following methods.


- By setting the IICCn.STTn bit to 1
- By setting the IICCn.SPTn bit to 1

19.7 I²C Interrupt Request Signals (INTIICn)


The following shows the value of the IICSn register at the INTIICn interrupt request signal generation timing and at the INTIICn signal timing (n = 0, 1).

19.7.1 Master device operation

(1) Start ~ Address ~ Data ~ Data ~ Stop (normal transmission/reception)



(2) Start ~ Address ~ Data ~ Start ~ Address ~ Data ~ Stop (restart)



(3) Start ~ Code ~ Data ~ Data ~ Stop (extension code transmission)

<1> When WTIMn bit = 0

SPTn bit = 1

↓

ST AD6 to AD0 RW AK D7 to D0 AK D7 to D0 AK SP

Δ1 Δ2 Δ3 Δ4 Δ5

▲1: IICSn register = 1010X110B

▲2: IICSn register = 1010X000B

▲3: IICSn register = 1010X000B (WTIMn bit = 1)

▲4: IICSn register = 1010XX00B

 Δ 5: IICSn register = 00000001B


Remark ▲: Always generated

 Δ : Generated only when SPIEn bit = 1

X: don't care

n = 0, 1

<2> When WTIMn bit = 1



▲1: IICSn register = 1010X110B

▲2: IICSn register = 1010X100B

▲3: IICSn register = 1010XX00B

 Δ 4: IICSn register = 00000001B

Remark ▲: Always generated


 Δ : Generated only when SPIEn bit = 1

X: don't care

n = 0, 1

19.7.2 Slave device operation (when receiving slave address data (match with address))

(1) Start ~ Address ~ Data ~ Data ~ Stop



(2) Start ~ Address ~ Data ~ Start ~ Address ~ Data ~ Stop

<1> When WTIMn bit = 0 (after restart, match with address)

AD6 to AD0 RW ΑK D7 to D0 ΑK ST AD6 to AD0 RW D7 to D0 SP ΑK ΑK **▲**2 **▲**3 $\Delta 5$ **▲**4

▲1: IICSn register = 0001X110B

▲2: IICSn register = 0001X000B

▲3: IICSn register = 0001X110B

▲4: IICSn register = 0001X000B

 Δ 5: IICSn register = 00000001B

Remark

▲: Always generated

 Δ : Generated only when SPIEn bit = 1

X: don't care

n = 0, 1

<2> When WTIMn bit = 1 (after restart, match with address)

ST AD6 to AD0 RW AK D7 to D0 AK ST AD6 to AD0 RW AK D7 to D0	AK	SP
--	----	----

▲1

▲2

▲3

4 Δ5

▲1: IICSn register = 0001X110B

▲2: IICSn register = 0001XX00B

▲3: IICSn register = 0001X110B

▲4: IICSn register = 0001XX00B

 Δ 5: IICSn register = 00000001B

Remark

▲: Always generated

 Δ : Generated only when SPIEn bit = 1

X: don't care

n = 0, 1

(3) Start ~ Address ~ Data ~ Start ~ Code ~ Data ~ Stop

<1> When WTIMn bit = 0 (after restart, extension code reception) D7 to D0 AD6 to AD0 RW ΑK AD6 to AD0 D7 to D0 SP ΑK RW ΑK ΑK **▲**2 **▲**3 **▲**4 $\Delta 5$ ▲1: IICSn register = 0001X110B ▲2: IICSn register = 0001X000B ▲3: IICSn register = 0010X010B ▲4: IICSn register = 0010X000B Δ 5: IICSn register = 00000001B Remark ▲: Always generated Δ : Generated only when SPIEn bit = 1 X: don't care n = 0, 1<2> When WTIMn bit = 1 (after restart, extension code reception) AD6 to AD0 AD6 to AD0 ST RW AK D7 to D0 AK ST RW AK D7 to D0 AK SP **▲**2 **▲**3 **▲**1 **▲**4 **▲**5 $\Delta 6$ ▲1: IICSn register = 0001X110B ▲2: IICSn register = 0001XX00B ▲3: IICSn register = 0010X010B ▲4: IICSn register = 0010X110B ▲5: IICSn register = 0010XX00B Δ 6: IICSn register = 00000001B Remark ▲: Always generated Δ : Generated only when SPIEn bit = 1 X: don't care n = 0, 1


(4) Start ~ Address ~ Data ~ Start ~ Address ~ Data ~ Stop

<1> When WTIMn bit = 0 (after restart, mismatch with address (= not extension code)) AD6 to AD0 RW ΑK D7 to D0 ΑK ST AD6 to AD0 RW D7 to D0 SP ΑK ΑK **▲**2 **▲**3 $\Delta 4$ ▲1: IICSn register = 0001X110B ▲2: IICSn register = 0001X000B ▲3: IICSn register = 00000X10B Δ 4: IICSn register = 00000001B Remark ▲: Always generated Δ : Generated only when SPIEn bit = 1 X: don't care n = 0, 1<2> When WTIMn bit = 1 (after restart, mismatch with address (= not extension code)) ST AD6 to AD0 RW ΑK D7 to D0 ΑK ST AD6 to AD0 RW ΑK D7 to D0 ΑK SP **▲**2 **▲**3 **▲**1 $\Delta 4$ ▲1: IICSn register = 0001X110B ▲2: IICSn register = 0001XX00B ▲3: IICSn register = 00000X10B Δ 4: IICSn register = 00000001B Remark ▲: Always generated Δ : Generated only when SPIEn bit = 1 X: don't care n = 0, 1

19.7.3 Slave device operation (when receiving extension code)

(1) Start ~ Code ~ Data ~ Data ~ Stop

<1> When IICCn.WTIMn bit = 0



- ▲1: IICSn register = 0010X010B
- ▲2: IICSn register = 0010X000B
- ▲3: IICSn register = 0010X000B
- Δ 4: IICSn register = 00000001B

Remark


▲: Always generated

 Δ : Generated only when IICCn.SPIEn bit = 1

X: don't care

n = 0, 1

<2> When WTIMn bit = 1



- ▲1: IICSn register = 0010X010B
- ▲2: IICSn register = 0010X110B
- ▲3: IICSn register = 0010X100B
- ▲4: IICSn register = 0010XX00B
- Δ 5: IICSn register = 00000001B

Remark

▲: Always generated

 Δ : Generated only when SPIEn bit = 1

X: don't care

n = 0, 1

(2) Start ~ Code ~ Data ~ Start ~ Address ~ Data ~ Stop

<1> When WTIMn bit = 0 (after restart, match with address) D7 to D0 AD6 to AD0 RW D7 to D0 ΑK ST AD6 to AD0 RW SP ΑK ΑK AK **▲**2 **▲**3 **▲**4 $\Delta 5$ ▲1: IICSn register = 0010X010B ▲2: IICSn register = 0010X000B ▲3: IICSn register = 0001X110B ▲4: IICSn register = 0001X000B Δ 5: IICSn register = 00000001B Remark ▲: Always generated Δ : Generated only when SPIEn bit = 1 X: don't care n = 0, 1<2> When WTIMn bit = 1 (after restart, match with address) ST AD6 to AD0 AD6 to AD0 RW AK D7 to D0 AK ST RW AK D7 to D0 ΑK SP **▲**2 **▲**3 **_**4 **▲**5 **1** $\Delta 6$ ▲1: IICSn register = 0010X010B ▲2: IICSn register = 0010X110B ▲3: IICSn register = 0010XX00B ▲4: IICSn register = 0001X110B ▲5: IICSn register = 0001XX00B Δ 6: IICSn register = 00000001B Remark ▲: Always generated Generated only when SPIEn bit = 1 X: don't care n = 0, 1

(3) Start ~ Code ~ Data ~ Start ~ Code ~ Data ~ Stop

n = 0, 1


<1> When WTIMn bit = 0 (after restart, extension code reception) AD6 to AD0 RW D7 to D0 AD6 to AD0 D7 to D0 SP AK AK RW ΑK ΑK **▲**2 **▲**3 **▲**4 $\Delta 5$ ▲1: IICSn register = 0010X010B ▲2: IICSn register = 0010X000B ▲3: IICSn register = 0010X010B ▲4: IICSn register = 0010X000B Δ 5: IICSn register = 00000001B Remark ▲: Always generated Δ : Generated only when SPIEn bit = 1 X: don't care n = 0, 1<2> When WTIMn bit = 1 (after restart, extension code reception) AD6 to AD0 AD6 to AD0 ST RW AK D7 to D0 AK ST RW AK D7 to D0 AK SP **▲**2 **▲**3 **_**4 **▲**5 **▲**6 $\Delta 7$ ▲1: IICSn register = 0010X010B ▲2: IICSn register = 0010X110B ▲3: IICSn register = 0010XX00B ▲4: IICSn register = 0010X010B ▲5: IICSn register = 0010X110B ▲6: IICSn register = 0010XX00B Δ 7: IICSn register = 00000001B Remark ▲: Always generated Δ : Generated only when SPIEn bit = 1 X: don't care

(4) Start ~ Code ~ Data ~ Start ~ Address ~ Data ~ Stop

<1> When WTIMn bit = 0 (after restart, mismatch with address (= not extension code)) AD6 to AD0 RW ΑK D7 to D0 ΑK ST AD6 to AD0 RW D7 to D0 SP ΑK ΑK **▲**2 **▲**3 $\Delta 4$ ▲1: IICSn register = 0010X010B ▲2: IICSn register = 0010X000B ▲3: IICSn register = 00000X10B Δ 4: IICSn register = 00000001B Remark ▲: Always generated Δ : Generated only when SPIEn bit = 1 X: don't care n = 0, 1<2> When WTIMn bit = 1 (after restart, mismatch with address (= not extension code)) ST AD6 to AD0 RW ΑK D7 to D0 ΑK ST AD6 to AD0 RW ΑK D7 to D0 ΑK SP **▲**2 **▲**3 $\Delta 5$ **▲**1 **4** ▲1: IICSn register = 0010X010B ▲2: IICSn register = 0010X110B ▲3: IICSn register = 0010XX00B ▲4: IICSn register = 00000X10B Δ 5: IICSn register = 00000001B Remark ▲: Always generated Δ : Generated only when SPIEn bit = 1 X: don't care n = 0, 1


19.7.4 Operation without communication

(1) Start ~ Code ~ Data ~ Data ~ Stop




19.7.5 Arbitration loss operation (operation as slave after arbitration loss)

(1) When arbitration loss occurs during transmission of slave address data



(2) When arbitration loss occurs during transmission of extension code

<1> When WTIMn bit = 0



▲1: IICSn register = 0110X010B (Example: when ALDn bit is read during interrupt servicing)

▲2: IICSn register = 0010X000B

▲3: IICSn register = 0010X000B

 Δ 4: IICSn register = 00000001B

Remark ▲: Always generated


- -

 Δ : Generated only when SPIEn bit = 1

X: don't care

n = 0, 1

<2> When WTIMn bit = 1



▲1: IICSn register = 0110X010B (Example: when ALDn bit is read during interrupt servicing)

▲2: IICSn register = 0010X110B

▲3: IICSn register = 0010X100B

▲4: IICSn register = 0010XX00B

 Δ 5: IICSn register = 00000001B

Remark ▲: Always generated


 Δ : Generated only when SPIEn bit = 1

X: don't care


n = 0, 1

19.7.6 Operation when arbitration loss occurs (no communication after arbitration loss)

(1) When arbitration loss occurs during transmission of slave address data




(2) When arbitration loss occurs during transmission of extension code



(3) When arbitration loss occurs during data transfer

<1> When IICCn.WTIMn bit = 0



▲1: IICSn register = 10001110B

▲2: IICSn register = 01000000B (Example: when ALDn bit is read during interrupt servicing)


 Δ 3: IICSn register = 00000001B

Remark ▲: Always generated

 Δ : Generated only when SPIEn bit = 1

n = 0, 1

<2> When WTIMn bit = 1



▲1: IICSn register = 10001110B

▲2: IICSn register = 01000100B (Example: when ALDn bit is read during interrupt servicing)

 Δ 3: IICSn register = 00000001B

Remark ▲: Always generated

 Δ : Generated only when SPIEn bit = 1

n = 0, 1

(4) When loss occurs due to restart condition during data transfer

<1> Not extension code (Example: mismatches with address)



▲1: IICSn register = 1000X110B

▲2: IICSn register = 01000110B (Example: when ALDn bit is read during interrupt servicing)

 Δ 3: IICSn register = 00000001B

Remark ▲: Always generated

 Δ : Generated only when SPIEn bit = 1

X: don't care Dn = D6 to D0 n = 0, 1

<2> Extension code

		I		1	<u>I</u>			▲ 2		I		۱ ۵
ST	AD6 to AD0	RW	AK	D7 to Dn	ST	AD6 to AD0	RW	AK	D7 to D0	AK	SP	

▲1: IICSn register = 1000X110B

▲2: IICSn register = 0110X010B (Example: when ALDn bit is read during interrupt servicing)

LRELn bit is set to 1 by software


 Δ 3: IICSn register = 00000001B

Remark ▲: Always generated


 Δ : Generated only when SPIEn bit = 1

X: don't care Dn = D6 to D0 n = 0, 1


(5) When loss occurs due to stop condition during data transfer




(6) When arbitration loss occurs due to low-level data when attempting to generate a restart condition



(7) When arbitration loss occurs due to a stop condition when attempting to generate a restart condition



(8) When arbitration loss occurs due to low-level data when attempting to generate a stop condition



19.8 Interrupt Request Signal (INTIICn) Generation Timing and Wait Control

The setting of the IICCn.WTIMn bit determines the timing by which the INTIICn signal is generated and the corresponding wait control, as shown below.

Table 19-3. INTIICn Signal Generation Timing and Wait Control

WTIMn Bit	Durin	g Slave Device Ope	ration	During	Master Device Op	eration
	Address	Data Reception	Data Transmission	Address	Data Reception	Data Transmission
0	9 ^{Notes 1, 2}	8 ^{Note 2}	8 ^{Note 2}	9	8	8
1	9 ^{Notes 1, 2}	9 ^{Note 2}	9 ^{Note 2}	9	9	9

Notes 1. The slave device's INTIICn signal and wait period occurs at the falling edge of the ninth clock only when there is a match with the address set to the SVAn register.

At this point, an ACK signal is output regardless of the value set to the IICCn.ACKEn bit. For a slave device that has received an extension code, the INTIICn signal occurs at the falling edge of the eighth clock

When the address does not match after restart, the INTIICn signal is generated at the falling edge of the ninth clock, but no wait occurs.

2. If the received address does not match the contents of the SVAn register and extension codes have not been received, neither the INTIICn signal nor a wait occurs.

Remarks 1. The numbers in the table indicate the number of the serial clock's clock signals. Interrupt requests and wait control are both synchronized with the falling edge of these clock signals.

2. n = 0, 1

(1) During address transmission/reception

• Slave device operation: Interrupt and wait timing are determined depending on the conditions in Notes 1

and 2 above regardless of the WTIMn bit.

• Master device operation: Interrupt and wait timing occur at the falling edge of the ninth clock regardless of

the WTIMn bit.

(2) During data reception

Master/slave device operation: Interrupt and wait timing are determined according to the WTIMn bit.

(3) During data transmission

Master/slave device operation: Interrupt and wait timing are determined according to the WTIMn bit.

(4) Wait cancellation method

The four wait cancellation methods are as follows.

- By setting the IICCn.WRELn bit to 1
- By writing to the IICn register
- By start condition setting (IICCn.STTn bit = 1)^{Note}
- By stop condition setting (IICCn.SPTn bit = 1) Note

Note Master only

When an 8-clock wait has been selected (WTIMn bit = 0), the output level of the \overline{ACK} signal must be determined prior to wait cancellation.

Remark n = 0, 1

(5) Stop condition detection

The INTIICn signal is generated when a stop condition is detected.

Remark n = 0, 1

19.9 Address Match Detection Method

When in I²C bus mode, the master device can select a particular slave device by transmitting the corresponding slave address.

Address match detection is performed automatically by hardware. An INTIICn interrupt request signal occurs when a local address has been set to the SVAn register and when the address set to the SVAn register matches the slave address sent by the master device, or when an extension code has been received (n = 0, 1).

19.10 Error Detection

In I^2C bus mode, the status of the serial data bus (SDAn) during data transmission is captured by the IICn register of the transmitting device, so the IICn register data prior to transmission can be compared with the transmitted IICn register data to enable detection of transmission errors. A transmission error is judged as having occurred when the compared data values do not match (n = 0, 1).

19.11 Extension Code

- (1) When the higher 4 bits of the receive address are either 0000 or 1111, the extension code flag (EXCn) is set for extension code reception and an interrupt request signal (INTIICn) is issued at the falling edge of the eighth clock. The local address stored in the SVAn register is not affected.
- (2) If 11110xx0 is set to the SVAn register by a 10-bit address transfer and 11110xx0 is transferred from the master device, the results are as follows. Note that the INTIICn signal occurs at the falling edge of the eighth clock.

• Higher 4 bits of data match: IICSn.EXCn bit = 1

• 7 bits of data match: IICSn.COIn bit = 1

(3) Since the processing after the INTIICn signal occurs differs according to the data that follows the extension code, such processing is performed by software.

For example, when operation as a slave is not desired after the extension code is received, set the IICCn.LRELn bit to 1 and the CPU will enter the next communication wait state.

Remark n = 0, 1

Table 19-4. Extension Code Bit Definitions

Slave Address	R/W Bit	Description
0000 000	0	General call address
0000 000	1	Start byte
0000 001	Х	CBUS address
0000 010	Х	Address that is reserved for different bus format
1111 0xx	Х	10-bit slave address specification

19.12 Arbitration

When several master devices simultaneously output a start condition (when the IICCn.STTn bit is set to 1 before the IICSn.STDn bit is set to 1), communication among the master devices is performed as the number of clocks is adjusted until the data differs. This kind of operation is called arbitration (n = 0, 1).

When one of the master devices loses in arbitration, an arbitration loss flag (IICSn.ALDn bit) is set (1) via the timing by which the arbitration loss occurred, and the SCLn and SDAn lines are both set for high impedance, which releases the bus.

The arbitration loss is detected based on the timing of the next interrupt request signal (INTIICn) (the eighth or ninth clock, when a stop condition is detected, etc.) and the ALDn bit = 1 setting that has been made by software.

For details of interrupt request timing, refer to 19.7 12 Interrupt Request Signals (INTIICn).




Figure 19-12. Arbitration Timing Example

Table 19-5. Status During Arbitration and Interrupt Request Generation Timing

Status During Arbitration	Interrupt Request Generation Timing
During address transmission	At falling edge of eighth or ninth clock following byte transfer Note 1
Read/write data after address transmission	
During extension code transmission	
Read/write data after extension code transmission	
During data transmission	
During ACK signal transfer period after data reception	
When restart condition is detected during data transfer	
When stop condition is detected during data transfer	When stop condition is output (when IICCn.SPIEn bit = 1) ^{Note 2}
When the SDAn pin is at low level while attempting to output a restart condition	At falling edge of eighth or ninth clock following byte transfer ^{Note 1}
When stop condition is detected while attempting to output a restart condition	When stop condition is output (when SPIEn bit = 1) ^{Note 2}
When the SDAn pin is at low level while attempting to output a stop condition	At falling edge of eighth or ninth clock following byte transfer ^{Note 1}
When the SCLn pin is at low level while attempting to output a restart condition	

- **Notes 1.** When the IICCn.WTIMn bit = 1, an interrupt request occurs at the falling edge of the ninth clock. When the WTIMn bit = 0 and the extension code's slave address is received, an interrupt request occurs at the falling edge of the eighth clock.
 - 2. When there is a possibility that arbitration will occur, set the SPIEn bit = 1 for master device operation.

Remark n = 0, 1

19.13 Wakeup Function

The I²C bus slave function is a function that generates an interrupt request signal (INTIICn) when a local address or extension code has been received.

This function makes processing more efficient by preventing unnecessary interrupt requests from occurring when addresses do not match.

When a start condition is detected, wakeup standby mode is set. This wakeup standby mode is in effect while addresses are transmitted due to the possibility that an arbitration loss may change the master device (which has output a start condition) to a slave device.

However, when a stop condition is detected, the IICCn.SPIEn bit is set regardless of the wake up function, and this determines whether interrupt requests are enabled or disabled (n = 0, 1).

19.14 Communication Reservation

19.14.1 When communication reservation function is enabled (IICFn.IICRSVn bit = 0)

To start master device communications when not currently using a bus, a communication reservation can be made to enable transmission of a start condition when the bus is released. There are two modes under which the bus is not used.

- When arbitration results in neither master nor slave operation
- When an extension code is received and slave operation is disabled (ACK signal is not returned and the bus was released when the IICCn.LRELn bit was set to "1").

If the IICCn.STTn bit is set (1) while the bus is not used, a start condition is automatically generated and wait status is set after the bus is released (after a stop condition is detected).

When the bus release is detected (when a stop condition is detected), writing to the IICn register causes the master's address transfer to start. At this point, the IICCn.SPIEn bit should be set (1).

When the STTn bit has been set (1), the operation mode (as start condition or as communication reservation) is determined according to the bus status.

To detect which operation mode has been determined for the STTn bit, set the STTn bit (1), wait for the wait period, then check the IICSn.MSTSn bit.

Wait periods, which should be set via software, are listed in Table 19-6. These wait periods can be set via the settings for the IICCLn.SMCn, IICCLn.CLn1, and IICCLn.CLn0 bits.


SMCn CLn1 CL_n0 Wait Period 0 0 0 26 clocks 46 clocks 0 0 0 92 clocks 1 0 37 clocks 1 1 1 0 0 16 clocks 1 0 1 0 32 clocks 1 1 1 1 1 13 clocks

Table 19-6. Wait Periods

Remark n = 0, 1


The communication reservation timing is shown below.

Figure 19-13. Communication Reservation Timing




Communication reservations are accepted via the following timing. After the IICSn.STDn bit is set to 1, a communication reservation can be made by setting the IICCn.STTn bit to 1 before a stop condition is detected (n = 0, 1).

Figure 19-14. Timing for Accepting Communication Reservations



The communication reservation flowchart is illustrated below.

Figure 19-15. Communication Reservation Flowchart



19.14.2 When communication reservation function is disabled (IICFn.IICRSVn bit = 1)

When the IICCn.STTn bit is set when the bus is not used in a communication during bus communication, this request is rejected and a start condition is not generated. The following two statuses are included in the status where bus is not used.

- When arbitration results in neither master nor slave operation
- When an extension code is received and slave operation is disabled (ACK signal is not returned and the bus was released when the IICCn.LRELn bit was set to 1)

To confirm whether the start condition was generated or request was rejected, check the IICFn.STCFn flag. The time shown in Table 19-7 is required until the STCFn flag is set after setting the STTn bit = 1. Therefore, secure the time by software.

Table 19-7. Wait Periods

CLn1	CLn0	Wait Period
0	0	6 clocks
0	1	6 clocks
1	0	3 clocks
1	1	9 clocks

Remarks 1. x: don't care

2. n = 0, 1

19.15 Cautions

(1) When IICFn.STCENn bit = 0

Immediately after I²Cn operation is enabled, the bus communication status (IICFn.IICBSYn bit = 1) is recognized regardless of the actual bus status. To execute master communication in the status where a stop condition has not been detected, generate a stop condition and then release the bus before starting the master communication.

Use the following sequence for generating a stop condition.

- <1> Set the IICCLn register.
- <2> Set the IICCn.IICEn bit.
- <3> Set the IICCn.SPTn bit.

(2) When IICFn.STCENn bit = 1

Immediately after I^2 Cn operation is enabled, the bus released status (IICBSYn bit = 0) is recognized regardless of the actual bus status. To issue the first start condition (IICCn.STTn bit = 1), it is necessary to confirm that the bus has been released, so as to not disturb other communications.

Remark n = 0, 1

19.16 Communication Operations

19.16.1 Master operation 1

The following shows the flowchart for master communication when the communication reservation function is enabled (IICFn.IICRSVn bit = 0) and the master operation is started after a stop condition is detected (IICFn.STCENn bit = 0).




Figure 19-16. Master Operation Flowchart (1)

19.16.2 Master operation 2

The following shows the flowchart for master communication when the communication reservation function is disabled (IICRSVn bit = 1) and the master operation is started without detecting a stop condition (STCENn bit = 1).

START $\begin{array}{c} \mathsf{IICCLn} \leftarrow \times \mathsf{XH} \\ \mathsf{IICFn} \leftarrow \times \mathsf{XH} \end{array}$ Transfer clock selection IICFn register setting $\begin{aligned} & IICCn \leftarrow \times\!\!\times\!\! H \\ & IICEn = SPIEn = WTIMn = 1 \end{aligned}$ IICCn register initial setting IICBSYn = 0? Yes STTn = 1 Wait time is secured by software Insert wait (refer to Table 19-7) STCFn = 0? Yes Master communication is Start IICn write transfer Stop master communication stopped because bus is occupied INTIICn = 1? Yes (address transfer completion) Nο ACKDn = 1? Yes Generate stop condition (no slave with matching address) No (receive) TRCn = 1? WTIMn = 0 ACKEn = 1 Yes (transmit) End Start IICn write transfer WRELn = 1INTIICn = 1? Yes INTIICn = 1? Data processing Yes Data processing No ACKDn = 1? Yes Reception completed? Yes ACKEn = 0 No Transfer completed? SPTn = 1 Generate stop condition End **Remark** n = 0, 1

Figure 19-17. Master Operation Flowchart (2)

19.16.3 Slave operation

The following shows the processing procedure of the slave operation.

Basically, the operation of the slave device is event-driven. Therefore, processing by an INTIICn interrupt (processing requiring a significant change of the operation status, such as stop condition detection during communication) is necessary.

The following description assumes that data communication does not support extension codes. Also, it is assumed that the INTIICn interrupt servicing performs only status change processing and that the actual data communication is performed during the main processing.

INTIICN Flag
Setting, etc.

Data
Setting, etc.

Setting, etc.

Figure 19-18. Software Outline During Slave Operation

Therefore, the following three flags are prepared so that the data transfer processing can be performed by transmitting these flags to the main processing instead of the INTIICn signal.

(1) Communication mode flag

This flag indicates the following communication statuses.

Clear mode: Data communication not in progress

Communication mode: Data communication in progress (valid address detection stop condition detection,

ACK signal from master not detected, address mismatch)

(2) Ready flag

This flag indicates that data communication is enabled. This is the same status as an INTIICn interrupt during normal data transfer. This flag is set in the interrupt processing block and cleared in the main processing block. The ready flag for the first data for transmission is not set in the interrupt processing block, so the first data is transmitted without clearance processing (the address match is regarded as a request for the next data).

(3) Communication direction flag

This flag indicates the direction of communication and is the same as the value of the IICSn.TRCn bit.

The following shows the operation of the main processing block during slave operation.

Start I²Cn and wait for the communication enabled status. When communication is enabled, perform transfer using the communication mode flag and ready flag (the processing of the stop condition and start condition is performed by interrupts, conditions are confirmed by flags).

For transmission, repeat the transmission operation until the master device stops returning \overline{ACK} signal. When the master device stops returning \overline{ACK} signal, transfer is complete.

For reception, receive the required number of data and do not return \overline{ACK} signal for the next data immediately after transfer is complete. After that, the master device generates the stop condition or restart condition. This causes exit from communications.




Figure 19-19. Slave Operation Flowchart (1)

The following shows an example of the processing of the slave device by an INTIICn interrupt (it is assumed that no extension codes are used here). During an INTIICn interrupt, the status is confirmed and the following steps are executed.

- <1> When a stop condition is detected, communication is terminated.
- <2> When a start condition is detected, the address is confirmed. If the address does not match, communication is terminated. If the address matches, the communication mode is set and wait is released, and operation returns from the interrupt (the ready flag is cleared).
- <3> For data transmission/reception, when the ready flag is set, operation returns from the interrupt while the I²Cn bus remains in the wait status.

Remark <1> to <3> in the above correspond to <1> to <3> in Figure 19-20 Slave Operation Flowchart (2).




Figure 19-20. Slave Operation Flowchart (2)

19.17 Timing of Data Communication

When using I²C bus mode, the master device outputs an address via the serial bus to select one of several slave devices as its communication partner.

After outputting the slave address, the master device transmits the IICSn.TRCn bit that specifies the data transfer direction and then starts serial communication with the slave device.

The IICn register's shift operation is synchronized with the falling edge of the serial clock (SCLn pin). The transmit data is transferred to the SO latch and is output (MSB first) via the SDAn pin.

Data input via the SDAn pin is captured by the IICn register at the rising edge of the SCLn pin.

The data communication timing is shown below.

Remark n = 0, 1

(a) Start condition ~ address Processing by master device | IICn \leftarrow address ACKDn STDn SPDn WTIMn ACKEn MSTSn STTn SPTn WRELn INTIICn TRCn Н Transmit Transfer lines SCLn ACK SDAn Start condition Processing by slave device IICn $IICn \leftarrow FFH \quad \textbf{Note}$ ACKDn STDn SPDn WTIMn ACKEn MSTSn STTn SPTn Note WRELn INTIICn (When EXCn = 1) TRCn L Receive Note To cancel slave wait, write FFH to IICn or set WRELn.

Figure 19-21. Example of Master to Slave Communication (When 9-Clock Wait Is Selected for Both Master and Slave) (1/3)

Remark n = 0, 1

(b) Data Processing by master device $IICn \leftarrow data$ IICn $IICn \leftarrow \text{data}$ ACKDn STDn SPDn WTIMn ACKEn Н MSTSn STTn SPTn WRELn INTIICn TRCn Н Transmit Transfer lines SCLn 8 SDAn D0 D7 X D6 X D5 X D4 X D3 X D2 X D1 X D0 D7 X D6 X D5 Processing by slave device IICn IICn ← FFH **Note** |/IICn ← FFH Note ACKDn STDn SPDn WTIMn ACKEn Н MSTSn STTn SPTn

Figure 19-21. Example of Master to Slave Communication (When 9-Clock Wait Is Selected for Both Master and Slave) (2/3)

Note

Note

WRELn

INTIICn TRCn

Remark n = 0, 1

L Receive

Note To cancel slave wait, write FFH to IICn or set WRELn.

(c) Stop condition Processing by master device IICn $| \ IICn \leftarrow address$ ACKDn STDn SPDn WTIMn ACKEn MSTSn STTn SPTn WRELn INTIICn (When SPIEn = 1) TRCn H Transmit Transfer lines SCLn SDAn D7 \ D6 \ D5 \ D4 \ D3 \ D2 \ D1 \ D0 AD6 AD5 Stop condition Start condition Processing by slave device IICn $\ \ \, |\ \, \mathsf{IICn} \leftarrow \mathsf{FFH} \; \textbf{Note}$ $\ \ \, |\ \, \mathsf{IICn} \leftarrow \mathsf{FFH} \, \textbf{Note}$ ACKDn STDn SPDn WTIMn **ACKEn** MSTSn STTn

Figure 19-21. Example of Master to Slave Communication (When 9-Clock Wait Is Selected for Both Master and Slave) (3/3)

WRELn

INTIICn

Remark n = 0, 1

TRCn L Receive


Note

Note To cancel slave wait, write FFH to IICn or set WRELn.

Note

(When SPIEn = 1)


Figure 19-22. Example of Slave to Master Communication (When 9-Clock Wait Is Selected for Both Master and Slave) (1/3)



(b) Data Processing by master device IICn $\mathsf{IICn} \leftarrow \mathsf{FFH} \; \textbf{Note}$ $\mathsf{IICn} \leftarrow \mathsf{FFH} \: \textbf{Note}$ ACKDn STDn SPDn WTIMn ACKEn MSTSn STTn SPTn Note Note WRELn INTIICn TRCn L Receive Transfer lines SCLn 8 2 3 D0 ACK D7 X D6 X D5 X D4 X D3 X D2 X D1 X D0 \ACK D7 X D6 X D5 SDAn Processing by slave device IICn $\mathsf{IICn} \leftarrow \mathsf{data}$ $IICn \leftarrow data$ ACKDn STDn SPDn WTIMn Н ACKEn MSTSn STTn SPTn WRELn INTIICn TRCn H Transmit Note To cancel master wait, write FFH to IICn or set WRELn. **Remark** n = 0, 1

Figure 19-22. Example of Slave to Master Communication (When 9-Clock Wait Is Selected for Both Master and Slave) (2/3)

Figure 19-22. Example of Slave to Master Communication (When 9-Clock Wait Is Selected for Both Master and Slave) (3/3)



CHAPTER 20 INTERRUPT/EXCEPTION PROCESSING FUNCTION

20.1 Overview

The V850ES/KJ1 is provided with a dedicated interrupt controller (INTC) for interrupt servicing and realize an interrupt function that can service interrupt requests from a total of 46 to 51 sources.

An interrupt is an event that occurs independently of program execution, and an exception is an event whose occurrence is dependent on program execution.

The V850ES/KJ1 can process interrupt requests from the on-chip peripheral hardware and external sources. Moreover, exception processing can be started by the TRAP instruction (software exception) or by generation of an exception event (fetching of an illegal op code) (exception trap).

20.1.1 Features

	Interrupt Source			V850ES/KJ1		
Interrupt	nterrupt Non-maskable			1 channel (NMI pin)		
function	interrupt	Internal		2 channels (WDT1, WDT2)		
	Maskable interrupt	External		7 channels (all edge detection interrupts)		
		Internal	WDT1	1 channel		
			TMP ^{Note 1}	3 channels		
			TMO	12 channels		
			ТМН	2 channels		
			TM5	2 channels		
			WT	2 channels		
			BRG 1 channel	1 channel		
			UART	9 channels		
			CSI0	3 channels		
			CSIA	2 channels		
			IICNote 2	2 channels		
			KR	1 channel		
			AD	1 channel		
			Total	41 channels		
Exception	Software exception			16 channels (TRAP00H to TRAP0FH)		
function				16 channels (TRAP10H to TRAP1FH)		
	Exception trap			2 channels (ILGOP/DBG0)		

Notes 1. Only in the μ PD70F3218H, 70F3218HY

2. Only in products with an I²C bus (Y products)

Table 20-1 lists the interrupt/exception sources.

Table 20-1. Interrupt Source List (1/2)

Туре	Classification	Default Priority		Trigger	Interrupt Source	Exception Code	Handler Address	Restored PC	Interrupt Control Register
Reset	Interrupt	-	RESET	RESET pin input	Pin	0000H	00000000H	Undefined	_
				Internal reset input from WDT1, WDT2	WDT1 WDT2				
Non-	Interrupt	-	NMI	NMI pin valid edge input	Pin	0010H	00000010H	nextPC	-
maskable		ı	INTWDT1	WDT1 overflow (when non-maskable interrupt selected)	WDT1	0020H	00000020H	Note 1	_
		1	INTWDT2	WDT2 overflow (when non-maskable interrupt selected)	WDT2	0030H	00000020H	Note 1	_
Software	Exception	ı	TRAP0n ^{Note 2}	TRAP instruction	-	004nH ^{Note 2}	00000040H	nextPC	_
exception		ı	TRAP1n ^{Note 2}	TRAP instruction	-	005nH ^{Note 2}	00000050H	nextPC	_
Exception trap	Exception	ı	ILGOP/ DBG0	Illegal op code/DBTRAP instruction	_	0060H	00000060H	nextPC	-
Maskable	Interrupt	0	INTWDTM1	WDT1 overflow (when interval timer selected)	WDT1	0080H	H08000000	nextPC	WDT1IC
		1	INTP0	INTP0 pin valid edge input	Pin	0090H	00000090H	nextPC	PIC0
		2	INTP1	INTP1 pin valid edge input	Pin	00A0H	000000A0H	nextPC	PIC1
		3	INTP2	INTP2 pin valid edge input	Pin	00B0H	000000B0H	nextPC	PIC2
		4	INTP3	INTP3 pin valid edge input	Pin	00C0H	000000C0H	nextPC	PIC3
		5	INTP4	INTP4 pin valid edge input	Pin	00D0H	000000D0H	nextPC	PIC4
		6	INTP5	INTP5 pin valid edge input	Pin	00E0H	000000E0H	nextPC	PIC5
		7	INTP6	INTP6 pin valid edge input	Pin	00F0H	000000F0H	nextPC	PIC6
		8	INTTM000	TM00 and CR000 match	TM00	0100H	00000100H	nextPC	TM0IC00
		9	INTTM001	TM00 and CR001 match	TM00	0110H	00000110H	nextPC	TM0IC01
		10	INTTM010	TM01 and CR010 match	TM01	0120H	00000120H	nextPC	TM0IC10
		11	INTTM011	TM01 and CR011 match	TM01	0130H	00000130H	nextPC	TM0IC11
		12	INTTM50	TM50 and CR50 match	TM50	0140H	00000140H	nextPC	TM5IC0
		13	INTTM51	TM51 and CR51 match	TM51	0150H	00000150H	nextPC	TM5IC1
		14	INTCSI00	CSI00 transfer completion	CSI00	0160H	00000160H	nextPC	CSI0IC0
		15	INTCSI01	CSI01 transfer completion	CSI01	0170H	00000170H	nextPC	CSI0IC1
		16	INTSRE0	UART0 reception error occurrence	UART0	0180H	00000180H	nextPC	SREIC0
		17	INTSR0	UART0 reception completion	UART0	0190H	00000190H	nextPC	SRIC0
		18	INTST0	UART0 transmission completion	UART0	01A0H	000001AH	nextPC	STIC0
		19	INTSRE1	UART1 reception error occurrence	UART1	01B0H	000001B0H	nextPC	SREIC1
		20	INTSR1	UART1 reception completion	UART1	01C0H	000001C0H	nextPC	SRIC1
		21	INTST1	UART1 transmission completion	UART1	01D0H	000001D0H	nextPC	STIC1

Notes 1. For restoration in the case of INTWDT1 and INTWDT2, refer to 20.10 Cautions.

2. n = 0 to FH

Table 20-1. Interrupt Source List (2/2)

Туре	Classification	Default Priority		Trigger	Interrupt Source	Exception Code	Handler Address	Restored PC	Interrupt Control Register
Maskable	Interrupt	22	INTTMH0	TMH0 and CMP00/CMP01 match	тмно	01E0H	000001E0H	nextPC	TMHIC0
		23	INTTMH1	TMH1 and CMP10/CMP11 match	TMH1	01F0H	000001F0H	nextPC	TMHIC1
		24	INTCSIA0	CSIA0 transfer completion	CSIA0	0200H	00000200H	nextPC	CSIAIC0
		25	INTIIC0 ^{Note 1}	I ² C0 transfer completion	I ² C0	0210H	00000210H	nextPC	IICIC0
		26	INTAD	A/D conversion completion	A/D	0220H	00000220H	nextPC	ADIC
		27	INTKR	Key return interrupt	KR	0230H	00000230H	nextPC	KRIC
		28	INTWTI	Watch timer interval	WT	0240H	00000240H	nextPC	WTIIC
		29	INTWT	Watch timer reference time	WT	0250H	00000250H	nextPC	WTIC
		30	INTBRG	8-bit counter of prescaler 3 and PRSCM match	Prescaler 3	0260H	00000260H	nextPC	BRGIC
		31	INTTM020	TM02 and CR020 match	TM02	0270H	00000270H	nextPC	TM0IC20
		32	INTTM021	TM02 and CR021 match	TM02	0280H	00000280H	nextPC	TM0IC21
		33	INTTM030	TM03 and CR030 match	TM03	0290H	00000290H	nextPC	TM0IC30
		34	INTTM031	TM03 and CR031 match	TM03	02A0H	000002A0H	nextPC	TM0IC31
		35	INTCSIA1	CSIA1 transfer completion	CSIA1	02B0H	000002B0H	nextPC	CSIAIC1
		36	INTTM040	TM04 and CR040 match	TM04	02C0H	000002C0H	nextPC	TM0IC40
		37	INTTM041	TM04 and CR041 match	TM04	02D0H	000002D0H	nextPC	TM0IC41
		38	INTTM050	TM05 and CR050 match	TM05	02E0H	000002E0H	nextPC	TM0IC50
		39	INTTM051	TM05 and CR051 match	TM05	02F0H	000002F0H	nextPC	TM0IC51
		40	INTCSI02	CSI02 transfer completion	CSI02	0300H	00000300H	nextPC	CSI0IC2
		41	INTSRE2	UART2 reception error occurrence	UART2	0310H	00000310H	nextPC	SREIC2
		42	INTSR2	UART2 reception completion	UART2	0320H	00000320H	nextPC	SRIC2
		43	INTST2	UART2 transmission completion	UART2	0330H	00000330H	nextPC	STIC2
		44	INTIIC1 ^{Note 1}	I ² C1 transfer completion	I ² C1	0340H	00000340H	nextPC	IICIC1
		45	INTTP00V ^{Note 2}	TMP0 overflow	TMP0	03A0H	000003A0H	nextPC	TP00VIC
		46	INTTP0CC0 ^{Note 2}	TP0CCR0 capture/ TMP0 and TP0CCR0 match	TMP0	03B0H	000003B0H	nextPC	TP0CCIC0
		47	INTTP0CC1 ^{Note 2}	TP0CCR1 capture/ TMP0 and TP0CCR1 match	TMP0	03C0H	000003C0H	nextPC	TP0CCIC1

Notes 1. Only in the μ PD703216Y, 703217Y, 70F3217Y, 70F3217HY, 70F3218HY

2. Only in the μ PD70F3218H, 70F3218HY

Remarks 1. Default priority: The priority order when two or more maskable interrupt requests with the same priority level are generated at the same time. The highest priority is 0.

The priority of non-maskable interrupt request is as follows.

INTWDT2 > INTWDT1 > NMI

Restored PC:

The value of the program counter (PC) saved to EIPC, FEPC, or DBPC when interrupt/exception processing is started. The restored PC when a non-maskable or maskable interrupt is acknowledged while either of the following instructions is being executed does not become nextPC (when an interrupt is acknowledged during the execution of an instruction, the execution of that instruction is stopped and is resumed following completion of interrupt servicing).

- Load instructions (SLD.B, SLD.BU, SLD.H, SLD.HU, SLD.W)
- Divide instructions (DIV, DIVH, DIVU, DIVHU)
- PREPARE, DISPOSE instructions (only when an interrupt occurs before stack pointer update)

nextPC: The PC value at which processing is started following interrupt/exception processing.

2. The execution address of the illegal op code when an illegal op code exception occurs is calculated with (Restored PC - 4).

20.2 Non-Maskable Interrupts

Non-maskable interrupt request signals are acknowledged unconditionally, even when interrupts are disabled (DI state). Non-maskable interrupts (NMI) are not subject to priority control and take precedence over all other interrupt request signals.

The following three types of non-maskable interrupt reguest signals are available in the V850ES/KJ1.

- NMI pin input (NMI)
- Non-maskable interrupt request signal (INTWDT1) due to overflow of watchdog timer 1
- Non-maskable interrupt request signal (INTWDT2) due to overflow of watchdog timer 2

There are four choices for the valid edge of an NMI pin, namely: rising edge, falling edge, both edges, and no edge detection.

The non-maskable interrupt request signal (INTWDT1) due to overflow of watchdog timer 1 functions by setting the WDTM1.WDTM14 and WDTM1.WDTM13 bits to 10.

The non-maskable interrupt request signal (INTWDT2) due to overflow of watchdog timer 2 functions by setting the WDTM2.WDM21 and WDTM2.WDM20 bits to 01.

When two or more non-maskable interrupts occur simultaneously, they are processed in a sequence determined by the following priority order (the interrupt request signals with low priority level are ignored).

INTWDT2 > INTWDT1 > NMI

If during NMI processing, an NMI, INTWDT1, or INTWDT2 request signal newly occurs, processing is performed as follows.

(1) If an NMI request signal newly occurs during NMI processing

The new NMI request signal is held pending regardless of the value of the PSW.NP bit. The NMI request signal held pending is acknowledged upon completion of processing of the NMI currently being executed (following RETI instruction execution).

(2) If an INTWDT1 request signal newly occurs during NMI processing

If the NP bit remains set (to 1) during NMI processing, the new INTWDT1 request signal is held pending. The INTWDT1 request signal held pending is acknowledged upon completion of processing of the NMI currently being executed (following RETI instruction execution).

If the NP bit is cleared (to 0) during NMI processing, a newly generated INTWDT1 request signal is executed (NMI processing is interrupted).

(3) If an INTWDT2 request signal newly occurs during NMI processing

A newly generated INTWDT2 request signal is executed regardless of the value of the NP bit (NMI processing is interrupted).

Caution For non-maskable interrupt servicing from non-maskable interrupt request signals (INTWDT1, INTWDT2), refer to 20.10 Cautions.

(a) If two or more NMI request signals are simultaneously generated NMI and INTWDT1 requests simultaneously generated NMI and INTWDT2 requests simultaneously generated Main routine Main routine INTWDT1 INTWDT2 processing processing NMI, INTWDT1 request→ NMI, INTWDT2 request→ (simultaneously generated) (simultaneously generated) System reset System reset NMI, INTWDT1, and INTWDT2 requests simultaneously generated · INTWDT1 and INTWDT2 requests simultaneously generated Main routine Main routine INTWDT2 INTWDT2 processing processing INTWDT1, INTWDT2 request→ NMI, INTWDT1, INTWDT2 requests→ (simultaneously generated) (simultaneously generated) System reset System reset

Figure 20-1. Acknowledging Non-Maskable Interrupt Request Signals (1/2)

(b) If a new non-maskable interrupt request signal is generated during a non-maskable interrupt servicing Non-maskable interrupt request newly generated during non-maskable interrupt servicing Non-maskable terrupt current INTWDT2 Generation of NMI request during NMI processing Generation of INTWDT1 request during NMI processing • Generation of INTWDT2 request during NMI processing Main routine NMI processing Main routine Main routine NMI processing INTWDT2 NMI processing NMI request-(Hold pending) NMI request-INTWDT1 (Hold pending) INTWDT2 (Held pending) NMI processing NMI request-System reset INTWDT1 System reset Generation of INTWDT1 request during NMI processing (Set NP = 0 before INTWDT1 request) Main routine NMI INTWDT1 processing NP = 0-NMI request→t INTWDT1 request-System reset Generation of INTWDT1 request during NMI processing (Set NP = 0 after INTWDT1 request) Main routine processing INTWDT1 processing NMI request-NP = 0-System reset INTWDT1 Generation of NMI request during INTWDT1 processing Generation of INTWDT1 request during INTWDT1 request d Main routine Main routine INTWDT1 INTWDT1 Main routine INTWDT1 INTWDT2 INTWDT1-(Invalid) (Invalid) INTWDT1 request→ INTWDT1 request-INTWDT1— request System reset System reset System reset INTWDT2 - Generation of NMI request during INTWDT2 processing · Generation of INTWDT1 request during INTWDT2 processing - Generation of INTWDT2 request during INTWDT2 processing Main routine Main routine Main routine INTWDT2 INTWDT2 INTWDT2

Figure 20-1. Acknowledging Non-Maskable Interrupt Request Signals (2/2)

(Invalid)

System reset

INTWDT2 request-

NTWDT2 request→

processing

INTWDT2 request-

(Invalid)

System reset

processing

(Invalid)

System reset

20.2.1 Operation

Upon generation of a non-maskable interrupt request signal, the CPU performs the following processing and transfers control to a handler routine.

- <1> Saves the restored PC to FEPC.
- <2> Saves the current PSW to FEPSW.
- <3> Writes the exception code (0010H, 0020H, 0030H) to the higher halfword (FECC) of ECR.
- <4> Sets the PSW.NP and PSW.ID bits to 1 and clears the PSW.EP bit to 0.
- <5> Loads the handler address (00000010H, 00000020H, 00000030H) of the non-maskable interrupt to the PC and transfers control.

Figure 20-2 shows the servicing flow for non-maskable interrupts.




Figure 20-2. Non-Maskable Interrupt Servicing

20.2.2 Restore

Execution is restored from non-maskable interrupt servicing by the RETI instruction.

(1) In case of NMI

Restore from NMI processing is done with the RETI instruction.

When the RETI instruction is executed, the CPU performs the following processing and transfers control to the address of the restored PC.

- (i) Loads the values of the restored PC and PSW from FEPC and FEPSW, respectively, because the PSW.EP bit and the PSW.NP bit are 0 and 1, respectively.
- (ii) Transfers control back to the loaded address of the restored PC and PSW.

Figure 20-3 shows the processing flow of the RETI instruction.

PSW.NP

PSW.NP

PC

PC

PSW

EIPSW

PSW

Original processing restored

Figure 20-3. RETI Instruction Processing

Caution When the EP bit and the NP bit are changed by the LDSR instruction during non-maskable interrupt servicing, in order to restore the PC and PSW correctly during restoring by the RETI instruction, it is necessary to clear the EP bit back to 0 and set the NP bit back to 1 using the LDSR instruction immediately before the RETI instruction.


Remark The solid line shows the CPU processing flow.

(2) In case of INTWDT1, INTWDT2 signals

For non-maskable interrupt servicing by the non-maskable interrupt request signals (INTWDT1, INTWDT2), refer to **20.10 Cautions**.

20.2.3 NP flag

The NP flag is a status flag that indicates that non-maskable interrupt servicing is in progress. This flag is set when a non-maskable interrupt request has been acknowledged, and masks all non-maskable requests to prevent multiple interrupts.



20.3 Maskable Interrupts

Maskable interrupt request signals can be masked by interrupt control registers. The V850ES/KJ1 has 43 to 48 maskable interrupt sources (refer to **20.1.1 Features**).

If two or more maskable interrupt request signals are generated at the same time, they are acknowledged according to the default priority. In addition to the default priority, eight levels of interrupt priorities can be specified by using the interrupt control registers, allowing programmable priority control.

When an interrupt request signal has been acknowledged, the interrupt disabled (DI) status is set and the acknowledgment of other maskable interrupt request signals is disabled.

When the EI instruction is executed in an interrupt servicing routine, the interrupt enabled (EI) status is set, which enables acknowledgment of interrupt request signals having a priority higher than that of the interrupt request signal currently in progress. Note that only interrupt request signals with a higher priority have this capability; interrupt request signals with the same priority level cannot be nested.

To use multiple interrupts, it is necessary to save EIPC and EIPSW to memory or a register before executing the EI instruction, and restore EIPC and EIPSW to the original values by executing the DI instruction before the RETI instruction.

When the WDTM1.WDTM14 bit is cleared to 0, the watchdog timer 1 overflow interrupt functions as a maskable interrupt (INTWDTM1).

20.3.1 Operation

If a maskable interrupt request signal is generated, the CPU performs the following processing and transfers control to a handler routine.

- <1> Saves the restored PC to EIPC.
- <2> Saves the current PSW to EIPSW.
- <3> Writes an exception code to the lower halfword of ECR (EICC).
- <4> Sets the PSW.ID bit to 1 and clears the PSW.EP bit to 0.
- <5> Loads the corresponding handler address to the PC and transfers control.

The maskable interrupt request signal masked by INTC and the maskable interrupt request signal that occurs while another interrupt is being serviced (when PSW.NP bit = 1 or ID bit = 1) are held pending internally. When the interrupts are unmasked, or when the NP bit = 0 and the ID bit = 0 by using the RETI and LDSR instructions, a new maskable interrupt servicing is started in accordance with the priority of the pending maskable interrupt request signal.

Figure 20-4 shows the servicing flow for maskable interrupts.




Figure 20-4. Maskable Interrupt Servicing

20.3.2 Restore

Execution is restored from maskable interrupt servicing by the RETI instruction.

When the RETI instruction is executed, the CPU performs the following processing and transfers control to the address of the restored PC.

- (1) Loads the values of the restored PC and PSW from EIPC and EIPSW because the PSW.EP bit and the PSW.NP bit are both 0.
- (2) Transfers control to the loaded address of the restored PC and PSW.

Figure 20-5 shows the processing flow of the RETI instruction.

RETI instruction PSW. EP 0 PSW. NP 0 PC EIPC **PSW** → EIPSW PC → FEPC ISPR. **PSW** - FEPSW corresponding -bit^{Note} Original processing restored

Figure 20-5. RETI Instruction Processing

Note For the ISPR register, refer to 20.3.6 In-service priority register (ISPR).

Caution When the EP bit and the NP bit are changed by the LDSR instruction during maskable interrupt servicing, in order to restore the PC and PSW correctly during restoring by the RETI instruction, it is necessary to clear the EP bit back to 0 and the NP bit back to 0 using the LDSR instruction immediately before the RETI instruction.

Remark The solid line shows the CPU processing flow.

20.3.3 Priorities of maskable interrupts

INTC provides a multiple interrupt servicing in which an interrupt can be acknowledged while another interrupt is being serviced. Multiple interrupts can be controlled by priority levels.

There are two types of priority level control: control based on the default priority levels, and control based on the programmable priority levels specified by the interrupt priority level specification bit (xxlCn.xxPRn bit). When two or more interrupts having the same priority level specified by xxPRn are generated at the same time, interrupts are serviced in order depending on the priority level allocated to each interrupt request (default priority level) beforehand. For more information, refer to **Table 20-1 Interrupt Source List**. Programmable priority control divides interrupt requests into eight levels by setting the priority level specification flag.

Note that when an interrupt request signal is acknowledged, the PSW.ID flag is automatically set (1). Therefore, when multiple interrupts are to be used, clear (0) the ID flag beforehand (for example, by placing the EI instruction into the interrupt service program) to enable interrupts.

Remark xx: Identifying name of each peripheral unit (refer to Table 20-2 Interrupt Control Registers (xxICn))

n: Peripheral unit number (refer to Table 20-2 Interrupt Control Registers (xxICn))




Figure 20-6. Example of Interrupt Nesting (1/2)

Remarks 1. a to u in the figure are the names of interrupt request signals shown for the sake of explanation.

2. The default priority in the figure indicates the relative priority between two interrupt request signals.




Figure 20-6. Example of Interrupt Nesting (2/2)

Main routine ĖΙ Interrupt request a (level 2) Interrupt request b (level 1)^{Note 1}
Interrupt request c (level 1)^{Note 2} ·Interrupt requests b and c are Servicing of interrupt acknowledged first according to their request b priorities. Because the priorities of b and c are the same, b is acknowledged first because it Servicing of interrupt has the higher default priority. request c Servicing of interrupt request a Notes 1. Higher default priority 2. Lower default priority

Figure 20-7. Example of Servicing Simultaneously Generated Interrupt Request Signals

20.3.4 Interrupt control register (xxlCn)

An interrupt control register is assigned to each maskable interrupt and sets the control conditions for each maskable interrupt request. The interrupt control registers can be read or written in 8-bit or 1-bit units.

After reset, xxICn is set to 47H.

Caution Be sure to read the xxlCn.xxlFn bit while interrupts are disabled (DI). If the xxlFn bit is read while interrupts are enabled (EI), an incorrect value may be read if there is a conflict between acknowledgment of the interrupt and reading of the bit.

xxIFn	Interrupt request flag ^{Note}						
0	Interrupt request not generated						
1	Interrupt request generated						

l	xxMKn	Interrupt mask flag				
I	0	Enables interrupt servicing				
	1	Disables interrupt servicing (pending)				

xxPRn2	xxPRn1	xxPRn0	Interrupt priority specification bit
0	0	0	Specifies level 0 (highest)
0	0	1	Specifies level 1
0	1	0	Specifies level 2
0	1	1	Specifies level 3
1	0	0	Specifies level 4
1	0	1	Specifies level 5
1	1	0	Specifies level 6
1	1	1	Specifies level 7 (lowest)

Note Automatically reset by hardware when interrupt request is acknowledged.

Remark xx: Identifying name of each peripheral unit (refer to Table 20-2 Interrupt Control Registers (xxICn))

n: Peripheral unit number (refer to Table 20-2 Interrupt Control Registers (xxICn).)

Following tables list the addresses and bits of the interrupt control registers.

Table 20-2. Interrupt Control Registers (xxlCn) (1/2)

Address	Register	Bits							
		<7>	<6>	5	4	3	2	1	0
FFFFF110H	WDT1IC	WDT1IF	WDT1MK	0	0	0	WDT1PR2	WDT1PR1	WDT1PR0
FFFFF112H	PIC0	PIF0	PMK0	0	0	0	PPR02	PPR01	PPR00
FFFFF114H	PIC1	PIF1	PMK1	0	0	0	PPR12	PPR11	PPR10
FFFFF116H	PIC2	PIF2	PMK2	0	0	0	PPR22	PPR21	PPR20
FFFFF118H	PIC3	PIF3	PMK3	0	0	0	PPR32	PPR31	PPR30
FFFFF11AH	PIC4	PIF4	PMK4	0	0	0	PPR42	PPR41	PPR40
FFFFF11CH	PIC5	PIF5	PMK5	0	0	0	PPR52	PPR51	PPR50
FFFFF11EH	PIC6	PIF6	PMK6	0	0	0	PPR62	PPR61	PPR60
FFFFF120H	TM0IC00	TM0IF00	TM0MK00	0	0	0	TM0PR002	TM0PR001	TM0PR000
FFFFF122H	TM0IC01	TM0IF01	TM0MK01	0	0	0	TM0PR012	TM0PR011	TM0PR010
FFFFF124H	TM0IC10	TM0IF10	TM0MK10	0	0	0	TM0PR102	TM0PR101	TM0PR100
FFFFF126H	TM0IC11	TM0IF11	TM0MK11	0	0	0	TM0PR112	TM0PR111	TM0PR110
FFFFF128H	TM5IC0	TM5IF0	TM5MK0	0	0	0	TM5PR02	TM5PR01	TM5PR00
FFFFF12AH	TM5IC1	TM5IF1	TM5MK1	0	0	0	TM5PR12	TM5PR11	TM5PR10
FFFFF12CH	CSI0IC0	CSI0IF0	CSI0MK0	0	0	0	CSI0PR02	CSI0PR01	CSI0PR00
FFFFF12EH	CSI0IC1	CSI0IF1	CSI0MK1	0	0	0	CSI0PR12	CSI0PR11	CSI0PR10
FFFFF130H	SREIC0	SREIF0	SREMK0	0	0	0	SREPR02	SREPR01	SREPR00
FFFFF132H	SRIC0	SRIF0	SRMK0	0	0	0	SRPR02	SRPR01	SRPR00
FFFFF134H	STIC0	STIF0	STMK0	0	0	0	STPR02	STPR01	STPR00
FFFFF136H	SREIC1	SREIF1	SREMK1	0	0	0	SREPR12	SREPR11	SREPR10
FFFFF138H	SRIC1	SRIF1	SRMK1	0	0	0	SRPR12	SRPR11	SRPR10
FFFFF13AH	STIC1	STIF1	STMK1	0	0	0	STPR12	STPR11	STPR10
FFFFF13CH	TMHIC0	TMHIF0	TMHMK0	0	0	0	TMHPR02	TMHPR01	TMHPR00
FFFFF13EH	TMHIC1	TMHIF1	TMHMK1	0	0	0	TMHPR12	TMHPR11	TMHPR10
FFFFF140H	CSIAIC0	CSIAIF0	CSIAMK0	0	0	0	CSIAPR02	CSIAPR01	CSIAPR00
FFFFF142H	IICICO ^{Note}	IICIF0	IICMK0	0	0	0	IICPR02	IICPR01	IICPR00
FFFFF144H	ADIC	ADIF	ADMK	0	0	0	ADPR2	ADPR1	ADPR0
FFFFF146H	KRIC	KRIF	KRMK	0	0	0	KRPR2	KRPR1	KRPR0
FFFFF148H	WTIIC	WTIIF	WTIMK	0	0	0	WTIPR2	WTIPR1	WTIPR0
FFFFF14AH	WTIC	WTIF	WTMK	0	0	0	WTPR2	WTPR1	WTPR0
FFFFF14CH	BRGIC	BRGIF	BRGMK	0	0	0	BRGPR2	BRGPR1	BRGPR0
FFFFF14EH	TM0IC20	TM0IF20	TM0MK20	0	0	0	TM0PR202	TM0PR201	TM0PR200
FFFFF150H	TM0lC21	TM0IF21	TM0MK21	0	0	0	TM0PR212	TM0PR211	TM0PR210
FFFFF152H	TM0IC30	TM0IF30	TM0MK30	0	0	0	TM0PR302	TM0PR301	TM0PR300
FFFFF154H	TM0IC31	TM0IF31	TM0MK31	0	0	0	TM0PR312	TM0PR311	TM0PR310
FFFFF156H	CSIAIC1	CSIAIF1	CSIAMK1	0	0	0	CSIAPR12	CSIAPR11	CSIAPR10
FFFFF158H	TM0IC40	TM0IF40	TM0MK40	0	0	0	TM0PR402	TM0PR401	TM0PR400
FFFFF15AH	TM0IC41	TM0IF41	TM0MK41	0	0	0	TM0PR412	TM0PR411	TM0PR410
FFFFF15CH	TM0IC50	TM0IF50	TM0MK50	0	0	0	TM0PR502	TM0PR501	TM0PR500
FFFFF15EH	TM0IC51	TM0IF51	TM0MK51	0	0	0	TM0PR512	TM0PR511	TM0PR510
FFFFF160H	CSI0IC2	CSI0IF2	CSI0MK2	0	0	0	CSI0PR22	CSI0PR21	CSI0PR20

Note Only in the μ PD703216Y, 703217Y, 70F3217Y, 70F3217HY, 70F3218HY

Table 20-2. Interrupt Control Registers (xxlCn) (2/2)

Address	Register		Bits							
		<7>	<6>	5	4	3	2	1	0	
FFFFF162H	SREIC2	SREIF2	SREMK2	0	0	0	SREPR22	SREPR21	SREPR20	
FFFFF164H	SRIC2	SRIF2	SRMK2	0	0	0	SRPR22	SRPR21	SRPR20	
FFFFF166H	STIC2	STIF2	STMK2	0	0	0	STPR22	STPR21	STPR20	
FFFFF168H	IICIC1Note 1	IICIF1	IICMK1	0	0	0	IICPR12	IICPR11	IICPR10	
FFFFF174H	TP00VIC ^{Note 2}	TP00VIF	TP00VMK	0	0	0	TP0OVPR2	TP00VPR1	TP0OVPR0	
FFFFF176H	TP0CCIC0 ^{Note 2}	TP0CCIF0	TP0CCMK0	0	0	0	TP0CCPR02	TP0CCPR01	TP0CCPR00	
FFFFF178H	TP0CCIC1Note 2	TO0CCIF1	TP0CCMK1	0	0	0	TP0CCPR12	TP0CCPR11	TP0CCPR10	

Notes 1. Only in the μ PD703216Y, 703217Y, 70F3217Y, 70F3217HY, 70F3218HY

2. Only in the μ PD70F3218H, 70F3218HY

20.3.5 Interrupt mask registers 0 to 3 (IMR0 to IMR3)

These registers set the interrupt mask status for maskable interrupts. The xxMKn bit of the IMR0 to IMR3 registers and the xxMKn bit of the xxICn register are respectively linked.

The IMRm register can be read or written in 16-bit units (m = 0 to 3).

When the higher 8 bits of the IMRk register are treated as the IMRkH register and the lower 8 bits of the IMRk register as the IMRkL register, they can be read or written in 8-bit or 1-bit units (k = 0 to 2).

Caution In the device file, the xxMKn bit of the xxICn register is defined as a reserved word. Therefore, if bit manipulation is performed using the name xxMKn, the xxICn register, not the IMRm register, is rewritten (as a result, the IMRm register is also rewritten).

After r	eset: FFFFI	H R/W	Addres		FFFF100H		FFFFF101	Н
	15	14	13	12	11	10	9	8
IMR0 (IMR0H ^{Note 1})	CSI0MK1	CSI0MK0	TM5MK1	TM5MK0	TM0MK11	TM0MK10	TM0MK01	тмомкоо
	7	6	5	4	3	2	1	0
(IMR0L)	PMK6	PMK5	PMK4	PMK3	PMK2	PMK1	PMK0	WDT1MK
After re	eset: FFFFI	H R/W	Addres		FFFF102H FFFFF102		FFFFF103	эH
	15	14	13	12	11	10	9	8
IMR1 (IMR1H ^{Note 1})	TM0MK20	BRGMK	WTMK	WTIMK	KRMK	ADMK	IICMK0	CSIAMK0
	7	6	5	4	3	2	1	0
(IMR1L)	TMHMK1	TMHMK0	STMK1	SRMK1	SREMK1	STMK0	SRMK0	SREMK0
No. 4	15	14	13	12	11	10	9	8
Altern	eset: FFFFI	H R/W	Addres	IMR2L	FFFF104H FFFFF104	, H, IMR2H	FFFFF105	Н
IMR2 (IMR2H ^{Note 1})	1	1	1	IICMK1	STMK2	SRMK2	SREMK2	CSI0MK2
,	7	6	5	4	3	2	1	0
(IMR2L)	TM0MK51	TM0MK50	TM0MK41	TM0MK40	CSIAMK1	TM0MK31	ТМОМК30	TM0MK21
After r	eset: FFFFI	H R/W	Addres	s: IMR3, I	MR3L FFF	FF106H	I	I
	15	14	13	12	11	10	9	8
IMR3 ^{Note 2}	1	1	1	1	1	1	1	1
	7	6	5	4	3	2	1	0
(IMR3L)	1	1	1	TP0CCMK1	TP0CCMK0	TP00VMK	1	1
	xxMKn			Interrupt r	nask flag se	etting		
	0 Enables interrupt servicing							

- **Notes 1.** When reading from or writing to bits 8 to 15 of the IMR0 to IMR2 registers in 8-bit or 1-bit units, specify these bits as bits 0 to 7 of the IMR0H to IMR2H registers.
 - **2.** Only in the μ PD70F3218H, 70F3218HY

Caution Set bits 15 to 13 of the IMR2 register and bits 15 to 5, 1, and 0 of the IMR3 register to 1. The operation is not guaranteed if their value is changed.

Remark xx: Identifying name of each peripheral unit (refer to Table 20-2 Interrupt Control Registers (xxICn))

n: Peripheral unit number (refer to Table 20-2 Interrupt Control Registers (xxICn))

20.3.6 In-service priority register (ISPR)


This register holds the priority level of the maskable interrupt currently being acknowledged. When the interrupt request signal is acknowledged, the bit of this register corresponding to the priority level of that interrupt request signal is set (1) and remains set while the interrupt is being serviced.

When the RETI instruction is executed, the bit among those that are set (1) in the ISPR register that corresponds to the interrupt request signal having the highest priority is automatically cleared (0) by hardware. However, it is not cleared (0) when execution is returned from non-maskable interrupt servicing or exception processing.

This register is read-only in 8-bit or 1-bit units.

After reset, ISPR is cleared to 00H.

Caution If an interrupt is acknowledged while the ISPR register is being read in the interrupt enabled (EI) status, the value of the ISPR register after the bits of the register have been set to 1 by acknowledging the interrupt may be read. To accurately read the value of the ISPR register before an interrupt is acknowledged, read the register while interrupts are disabled (DI status).



20.3.7 ID flag

The interrupt disable flag (ID) is allocated to the PSW and controls the maskable interrupt's operating state, and stores control information regarding enabling/disabling reception of interrupt request signals.

After reset, this flag is set to 00000020H.



ID	Maskable interrupt servicing specification ^{Note}					
0	Maskable interrupt request signal acknowledgment enabled					
1	Maskable interrupt request signal acknowledgment disabled					

Note Interrupt disable flag (ID) function

ID is set (1) by the DI instruction and cleared (0) by the EI instruction. Its value is also modified by the RETI instruction or LDSR instruction when referencing the PSW.


Non-maskable interrupt request signals and exceptions are acknowledged regardless of this flag. When a maskable interrupt request signal is acknowledged, the ID flag is automatically set (1) by hardware.

An interrupt request signal generated during the acknowledgment disabled period (ID flag = 1) can be acknowledged when the xxICn.xxIFn bit is set (1), and the ID flag is cleared (0).

20.3.8 Watchdog timer mode register 1 (WDTM1)

This register is a special register that can be written to only in a special sequence. To generate a maskable interrupt (INTWDT1), clear the WDTM14 bit to 0.

This register can be read or written in 8-bit or 1-bit units (for details, refer to **CHAPTER 12 WATCHDOG TIMER FUNCTIONS**).



RUN1	Watchdog timer operation mode selection ^{Note 1}						
0	Stop count operation						
1	Clear counter and start count operation						

WDTM14	WDTM13	Watchdog timer operation mode selectionNote 2
0	0	Interval timer mode
0	1	(Generate maskable interrupt INTWDTM1 when overflow occurs)
1	0	Watchdog timer mode 1 ^{Note 3} (Generate non-maskable interrupt INTWDT1 when overflow occurs)
1	1	Watchdog timer mode 2 (Start WDTRES2 reset operation when overflow occurs)

Notes 1. Once the RUN1 bit has been set (1), it cannot be cleared (0) by software. Therefore, once counting starts, it cannot be stopped except reset.

- **2.** Once the WDTM14 and WDTM13 bits have been set (1), they cannot be cleared (0) by software. Reset is the only way to clear these bits.
- **3.** For non-maskable interrupt servicing due to a non-maskable interrupt request signal (INTWDT1), refer to **20.10 Cautions**.

20.4 External Interrupt Request Input Pins (NMI, INTP0 to INTP6)

20.4.1 Noise elimination

(1) Noise elimination for NMI pin

The NMI pin includes a noise eliminator that operates using analog delay. Therefore, a signal input to the NMI pin is not detected as an edge unless it maintains its input level for a certain period. The edge is detected only after a certain period has elapsed.

The NMI pin is used for releasing the STOP mode. In the STOP mode, noise elimination using the system clock is not performed because the internal system clock is stopped.

(2) Noise elimination for INTP0 to INTP6 pins

The INTP0 to INTP6 pins include a noise eliminator that operates using analog delay. Therefore, a signal input to each pin is not detected as an edge unless it maintains its input level for a certain period. The edge is detected only after a certain period has elapsed.

20.4.2 Edge detection

The valid edges of the NMI and INTP0 to INTP6 pins can be selected from the following four types for each pin.

- Falling edge
- Rising edge
- · Both edges
- No edge detection

After reset, the edge detection for the NMI pin is set to "no edge detection". Therefore, interrupt requests cannot be acknowledged (the NMI pin functions as a normal port) unless a valid edge is specified by the INTR0, INTR0, INTR9H, and INTF9H registers.

When using the P02/NMI pin as an output port, set the NMI pin valid edge to "no edge detection".

(1) External interrupt rising and falling edge specification registers 0 (INTR0, INTF0)

These are 8-bit registers that specify detection of the rising and falling edges of the NMI and INTP0 to INTP3 pins.

These registers can be read or written in 8-bit or 1-bit units.

After reset, these registers are cleared to 00H.

Caution When switching to the port function from the external interrupt function (alternate function), edge detection may be performed. Therefore, set the port mode after setting the INTF0n and INTR0n bits = 00.




Table 20-3. NMI and INTP0 to INTP3 Pins Valid Edge Specification

INTF0n	INTR0n	Valid edge specification (n = 2 to 6)
0	0	No edge detection
0	1	Rising edge
1	0	Falling edge
1	1	Both edges

Remark n = 2: Control of NMI pin

n = 3 to 6: Control of INTP0 to INTP3 pins

(2) External interrupt rising and falling edge specification registers 9H (INTR9H, INTF9H)

These are 8-bit registers that specify detection of the rising edge of the INTP4 to INTP6 pins.

These registers can be read or written in 8-bit or 1-bit units.

After reset, these registers are cleared to 00H.

Caution When switching to the port function from the external interrupt function (alternate function), edge detection may be performed. Therefore, set the port mode after setting the INTF9n and INTR9n bits = 00.




Table 20-4. INTP4 to INTP6 Pins Valid Edge Specification

INTF9n	INTR9n	Valid edge specification (n = 13 to 15)
0	0	No edge detection
0	1	Rising edge
1	0	Falling edge
1	1	Both edges

Remark n = 13 to 15: Control of INTP4 to INTP6 pins

20.5 Software Exceptions

A software exception is generated when the CPU executes the TRAP instruction. Software exceptions can always be acknowledged.

20.5.1 Operation

If a software exception occurs, the CPU performs the following processing and transfers control to a handler routine.

- <1> Saves the restored PC to EIPC.
- <2> Saves the current PSW to EIPSW.
- <3> Writes an exception code to the lower 16 bits (EICC) of ECR (interrupt source).
- <4> Sets the PSW.EP and PSW.ID bits to 1.
- <5> Loads the handler address (00000040H or 00000050H) for the software exception routine to the PC and transfers control.

Figure 20-8 shows the software exception processing flow.

TRAP instruction Note

EIPC — Restored PC

EIPSW — PSW

ECR.EICC — Exception code

PSW.EP — 1

PSW.ID — 1

PC — Handler address

Exception processing

Note TRAP instruction format: TRAP vector (However, vector = 00H to 1FH)

Figure 20-8. Software Exception Processing

The handler address is determined by the operand (vector) of the TRAP instruction. If the vector is 00H to 1FH, the handler address is 00000040H, and if the vector is 10H to 1FH, the handler address is 00000050H.

20.5.2 Restore


Execution is restored from software exception processing by the RETI instruction.

When the RETI instruction is executed, the CPU performs the following processing and transfers control to the address of the restored PC.

- <1> Loads the restored PC and PSW from EIPC and EIPSW because the PSW.EP bit is 1.
- <2> Transfers control to the address of the restored PC and PSW.

Figure 20-9 shows the processing flow of the RETI instruction.

Figure 20-9. RETI Instruction Processing




Caution When the EP bit and the NP bit are changed by the LDSR instruction during software exception processing, in order to restore the PC and PSW correctly during restoring by the RETI instruction, it is necessary to set the PSW.EP bit back to 1 using the LDSR instruction immediately before the RETI instruction.

Remark The solid line shows the CPU processing flow.

20.5.3 EP flag

The EP flag, which is bit 6 of the PSW, is a status flag that indicates that exception processing is in progress. It is set when an exception occurs.




20.6 Exception Trap

The exception trap is an interrupt that is requested when the illegal execution of an instruction takes place. In the V850ES/KJ1, an illegal op code trap (ILGOP: illegal OP code trap) is considered as an exception trap.

20.6.1 Illegal op code

An illegal op code is defined as an instruction with instruction op code (bits 10 to 5) = 111111B, sub-op code (bits 26 to 23) = 0111B to 1111B, and sub-op code (bit 16) = 0B. When such an instruction is executed, an exception trap is generated.



Caution It is recommended not to use illegal op code because instructions may newly be assigned in the future.

(1) Operation

Upon generation of an exception trap, the CPU performs the following processing and transfers control to a handler routine.

- <1> Saves the restored PC to DBPC.
- <2> Saves the current PSW to DBPSW.
- <3> Sets the PSW.NP, PSW.EP, and PSW.ID bits.
- <4> Loads the handler address (00000060H) for the exception trap routine to the PC and transfers control.

Figure 20-10 shows the exception trap processing flow.

CPU processing

Exception trap (ILGOP) occurs

DBPC — Restored PC
DBPSW — PSW
PSW.NP — 1
PSW.EP — 1
PSW.EP — 1
PSW.ID — 1
PC — 00000060H

Figure 20-10. Exception Trap Processing

(2) Restore


Execution is restored from exception trap processing by the DBRET instruction. When the DBRET instruction is executed, the CPU performs the following processing and transfers control to the address of the restored PC.

Exception processing

- <1> Loads the restored PC and PSW from DBPC and DBPSW.
- <2> Transfers control to the loaded address of the restored PC and PSW.

Figure 20-11 shows the processing flow for restore from exception trap processing.

Figure 20-11. Processing Flow for Restore from Exception Trap



20.6.2 Debug trap

A debug trap is an exception that occurs upon execution of the DBTRAP instruction and that can be acknowledged at all times.


When a debug trap occurs, the CPU performs the following processing.

(1) Operation

- <1> Saves the restored PC to DBPC.
- <2> Saves the current PSW to DBPSW.
- <3> Sets the PSW.NP, PSW.EP, and PSW.ID bits to 1.
- <4> Sets the handler address (00000060H) for the debug trap routine to the PC and transfers control.

Figure 20-12 shows the debug trap processing flow.

Figure 20-12. Debug Trap Processing




(2) Restore

Execution is restored from debug trap processing by the DBRET instruction. When the DBRET instruction is executed, the CPU performs the following processing and transfers control to the address of the restored PC.

- <1> Loads the restored PC and PSW from DBPC and DBPSW.
- <2> Transfers control to the loaded address of the restored PC and PSW.

Figure 20-13 shows the processing flow for restore from debug trap processing.

Figure 20-13. Processing Flow for Restore from Debug Trap



20.7 Multiple Interrupt Servicing Control

Multiple interrupt servicing control is a function that stops an interrupt service routine currently in progress if a higher priority interrupt request signal is generated, and processes the acknowledgment operation of the higher priority interrupt request signal.

If an interrupt request signal with a lower or equal priority is generated and a service routine is currently in progress, the later interrupt request signal will be held pending.

Multiple interrupt servicing control is performed when interrupts are enabled (PSW.ID bit = 0). Even in an interrupt servicing routine, multiple interrupt control must be performed while interrupts are enabled (ID bit = 0). If a maskable interrupt or software exception is generated in a maskable interrupt or software exception service program, EIPC and EIPSW must be saved.

The following example illustrates the procedure.

(1) To acknowledge maskable interrupt request signals in service program

Service program for maskable interrupt or exception

- · EIPC saved to memory or register
- EIPSW saved to memory or register
- El instruction (enables interrupt acknowledgment)

•••

...

• DI instruction (disables interrupt acknowledgment)

- · Saved value restored to EIPSW
- Saved value restored to EIPC
- RETI instruction

←Acknowledges maskable interrupt

(2) To generate exception in service program

Service program for maskable interrupt or exception

...

- EIPC saved to memory or register
- EIPSW saved to memory or register

...

• TRAP instruction

. . .

- · Saved value restored to EIPSW
- · Saved value restored to EIPC
- RETI instruction

←Acknowledges exceptions such as TRAP instruction.

Priorities 0 to 7 (0 is the highest) can be set for each maskable interrupt request in multiple interrupt servicing control by software. To set a priority level, write values to the xxICn.xxPRn0 to xxICn.xxPRn2 bits corresponding to each maskable interrupt request. After reset, interrupt requests are masked by the xxICn.xxMKn bit, and the priority is set to level 7 by the xxPRn0 to xxPRn2 bits.

Priorities of maskable interrupts are as follows.

(High) Level 0 > Level 1 > Level 2 > Level 3 > Level 4 > Level 5 > Level 6 > Level 7 (Low)

Interrupt servicing that has been suspended as a result of multiple interrupt servicing control is resumed after the interrupt servicing of the higher priority has been completed and the RETI instruction has been executed. A pending interrupt request signal is acknowledged after the current interrupt servicing has been completed and the RETI instruction has been executed.


Caution In a non-maskable interrupt servicing routine (in the time until the RETI instruction is executed), maskable interrupts are not acknowledged and held pending.

20.8 Interrupt Response Time

Except in the following cases, the CPU interrupt response time is a minimum of 4 clocks. If inputting consecutive interrupt request signals, at least 4 clocks must be placed between each interrupt request signal.

- IDLE/STOP mode
- · External bus access
- Consecutive interrupt request non-sample instruction (refer to 20.9 Periods in Which Interrupts Are Not Acknowledged by CPU)
- · Access to interrupt control register
- · Access to peripheral I/O register

Figure 20-14. Pipeline Operation During Interrupt Request Signal Acknowledgment (Outline)



20.9 Periods in Which Interrupts Are Not Acknowledged by CPU

Interrupts are acknowledged by the CPU while an instruction is being executed. However, no interrupt is acknowledged between an interrupt request non-sample instruction and the next instruction.


The following instructions are interrupt request non-sample instructions.

- El instruction
- DI instruction
- LDSR reg2, 0x5 instructions (vs. PSW)
- · Store instruction for the PRCMD register
- Store instruction and bit manipulation instruction for the following registers
 - Interrupt-related registers:
 Interrupt control register (xxlCn), interrupt mask registers 0 to 3 (IMR0 to IMR3)

20.10 Cautions

Design the system so that restoring by the RETI instruction is as follows after a non-maskable interrupt triggered by a non-maskable interrupt request signal (INTWDT1/INTWDT2) is serviced.

Figure 20-15. Restoring by RETI Instruction



CHAPTER 21 KEY INTERRUPT FUNCTION

21.1 Function


A key interrupt request signal (INTKR) can be generated by inputting a falling edge to the eight key input pins (KR0 to KR7) by setting the KRM register.

Caution If any of the KR0 to KR7 pins is at low level, the INTKR signal is not generated even if a falling edge is input to another pin.

Table 21-1. Assignment of Key Return Detection Pins

Flag	Pin Description			
KRM0	Controls KR0 signal in 1-bit units			
KRM1	Controls KR1 signal in 1-bit units			
KRM2	Controls KR2 signal in 1-bit units			
KRM3	Controls KR3 signal in 1-bit units			
KRM4	Controls KR4 signal in 1-bit units			
KRM5	Controls KR5 signal in 1-bit units			
KRM6	Controls KR6 signal in 1-bit units			
KRM7	Controls KR7 signal in 1-bit units			

Figure 21-1. Key Return Block Diagram




21.2 Register

(1) Key return mode register (KRM)

The KRM register controls the KRM0 to KRM7 bits using the KR0 to KR7 signals.

This register can be read or written in 8-bit or 1-bit units.

After reset, KRM is cleared to 00H.



KRMn	Key return mode control			
0	Does not detect key return signal			
1	Detects key return signal			

Caution If the KRM register is changed, an interrupt request signal (INTKR) may be generated. To prevent this, change the KRM register after disabling interrupts (DI), and then enable interrupts (EI) after clearing the interrupt request flag (KRIC.KRIF bit) to 0.

Remark For the alternate-function pin settings, refer to Table 4-19 Settings When Port Pins Are Used for Alternate Functions.

CHAPTER 22 STANDBY FUNCTION

22.1 Overview

The power consumption of the system can be effectively reduced by using the standby modes in combination and selecting the appropriate mode for the application.

The available standby modes are listed in Table 22-1.

Table 22-1. Standby Modes

Mode	Functional Outline			
HALT mode	Mode to stop only the operating clock of the CPU			
IDLE mode	Mode to stop all the operations of the internal circuits except the oscillator ^{Note 1}			
STOP mode	Mode to stop all the operations of the internal circuits except the subclock oscillator Note 2			
Subclock operation mode	Mode to use the subclock as the internal system clock			
Sub-IDLE mode	Mode to stop all the operations of the internal circuits, except the oscillator, in the subclock operation mode			

Notes 1. The PLL does not stop. To realize low power consumption, stop the PLL and then shift to the IDLE mode.

2. Change to the clock-through mode, stop the PLL, then shift to the STOP mode. For details, refer to CHAPTER 6 CLOCK GENERATION FUNCTION.




Figure 22-1. Status Transition (1/2)

- Notes 1. Reset by RESET pin input, watchdog timer 1 overflow (WDTRES1), or watchdog timer 2 overflow (WDTRES2).
 - 2. Non-maskable interrupt request signal (NMI, INTWDT1, INTWDT2) or unmasked maskable interrupt request signal.
 - 3. Non-maskable interrupt request signal (NMI pin input, INTWDT2 (when the CPU is operating on the subclock)), unmasked external interrupt request signal (INTP0 to INTP6 pin input), or unmasked internal interrupt request signal from peripheral functions operable in IDLE mode.
 - **4.** Non-maskable interrupt request signal (NMI pin input, INTWDT2 (when the CPU is operating on the subclock)), unmasked external interrupt request signal (INTP0 to INTP6 pin input), or unmasked internal interrupt request signal from peripheral functions operable in STOP mode.
 - **5.** Reset by RESET pin input or watchdog timer 2 (when the CPU is operating on the subclock) overflow (WDTRES2).




Figure 22-1. Status Transition (2/2)


22.2 Registers

(1) Power save control register (PSC)

This is an 8-bit register that controls the standby function. The STP bit of this register is used to specify the standby mode. The PSC register is a special register that can be written to only in a special sequence (refer to 3.4.7 Special registers).

This register can be read or written in 8-bit or 1-bit units.

After reset, PSC is cleared to 00H.



NMI2M	Control of releasing standby mode Note by INTWDT2 signal		
0	Releasing standby mode ^{Note} by INTWDT2 signal enabled		
1	Releasing standby mode ^{Note} by INTWDT2 signal disabled		

NMIOM	Control of releasing standby mode ^{Note} by NMI pin input			
0	Releasing standby mode ^{Note} by NMI pin input enabled			
1	Releasing standby mode ^{Note} by NMI pin input disabled			

	INTM	Control of releasing standby mode Note by maskable interrupt request signals
ſ	0	Releasing standby mode ^{Note} by maskable interrupt request signals enabled
	1	Releasing standby mode ^{Note} by maskable interrupt request signals disabled

STP	Standby mode ^{Note} setting		
0	Normal mode		
1	Standby mode ^{Note}		

Note In this case, standby mode means the IDLE/STOP mode; it does not include the HALT mode.


- Cautions 1. If the NMI2M, NMI0M, and INTM bits, and the STP bit are set to 1 at the same time, the setting of NMI2M, NMI0M, and INTM bits becomes invalid. If there is an unmasked interrupt request signal being held pending when the IDLE/STOP mode is set, set the bit corresponding to the interrupt request signal (NMI2M, NMI0M, or INTM) to 1, and then set the STP bit to 1.
 - 2. When the IDLE/STOP mode is set, set the PSMR.PSM bit and then set the STP bit.

(2) Power save mode register (PSMR)

This is an 8-bit register that controls the operation status in the standby mode and the clock operation.

This register can be read or written in 8-bit or 1-bit units.

After reset, PSMR is cleared to 00H.



XTSTP	Specification of subclock oscillator use		
0	Subclock oscillator used		
1	Subclock oscillator not used		

PSM	Specification of operation in standby mode
0	IDLE mode
1	STOP mode

Cautions 1. Be sure to clear the XTSTP bit to 0 during subclock resonator connection.

- 2. Be sure to clear bits 1 to 6 of the PSMR register to 0.
- 3. The PSM bit is valid only when the PSC.STP bit is 1.

(3) Oscillation stabilization time selection register (OSTS)


The wait time until the oscillation stabilizes after the STOP mode is released is controlled by the OSTS register. The OSTS register can be read or written in 8-bit units.

After reset, OSTS is set to 01H.

After reset: 01H R/W			Address: F	FFFF6C0H	Н			
	7	6	5	4	3	2	1	0
OSTS	0	0	0	0	0	OSTS2	OSTS1	OSTS0

OSTS2	OSTS1	OSTS0	Selection of oscillation stabilization time			
			fx			
				4 MHz	5 MHz	10 MHz
0	0	0	2 ¹³ /fx	2.048 ms	1.638 ms	0.819 ms
0	0	1	2 ¹⁵ /fx	8.192 ms	6.554 ms	3.277 ms
0	1	0	2 ¹⁶ /fx	16.38 ms	13.11 ms	6.554 ms
0	1	1	2 ¹⁷ /fx	32.77 ms	26.21 ms	13.11 ms
1	0	0	2 ¹⁸ /fx	65.54 ms	52.43 ms	26.21 ms
1	0	1	2 ¹⁹ /fx	131.1 ms	104.9 ms	52.43 ms
1	1	0	2 ²⁰ /fx	262.1 ms	209.7 ms	104.9 ms
1	1	1	2 ²¹ /fx	524.3 ms	419.4 ms	209.7 ms

Cautions 1. The wait time following release of the STOP mode does not include the time until the clock oscillation starts ("a" in the figure below) following release of the STOP mode, regardless of whether the STOP mode is released by reset or the occurrence of an interrupt request signal.



- 2. Be sure to clear bits 3 to 7 to 0.
- 3. The oscillation stabilization time following reset release is 2¹⁵/fx (because the initial value of the OSTS register = 01H).
- 4. The oscillation stabilization time is also inserted during external clock input.

Remark fx: Main clock oscillation frequency

22.3 HALT Mode

22.3.1 Setting and operation status

The HALT mode is set when a dedicated instruction (HALT) is executed in the normal operation mode.

In the HALT mode, the clock oscillator continues operating. Only clock supply to the CPU is stopped; clock supply to the other on-chip peripheral functions continues.

As a result, program execution is stopped, and the internal RAM retains the contents before the HALT mode was set. The on-chip peripheral functions that are independent of instruction processing by the CPU continue operating.

Table 22-3 shows the operation status in the HALT mode.

The average power consumption of the system can be reduced by using the HALT mode in combination with the normal operation mode for intermittent operation.

Cautions 1. Insert five or more NOP instructions after the HALT instruction.

2. If the HALT instruction is executed with an unmasked interrupt request signal held pending, the system shift to the HALT mode, but the HALT mode is immediately released by the pending interrupt request signal.

22.3.2 Releasing HALT mode

The HALT mode is released by a non-maskable interrupt request signal (NMI pin input, INTWDT1, INTWDT2 signal), an unmasked maskable interrupt request signal, and reset signal (RESET pin input, WDTRES1, WDTRES2 signal).

After the HALT mode has been released, the normal operation mode is restored.

(1) Releasing HALT mode by non-maskable interrupt request signal or unmasked maskable interrupt request signal

The HALT mode is released by a non-maskable interrupt request signal or an unmasked maskable interrupt request signal, regardless of the priority of the interrupt request. If the HALT mode is set in an interrupt servicing routine, however, an interrupt request that is issued later is serviced as follows.

- (a) If an interrupt request signal with a priority lower than that of the interrupt request currently being serviced is issued, only the HALT mode is released, and that interrupt request signal is not acknowledged. The interrupt request signal itself is retained.
- (b) If an interrupt request with a priority higher than that of the interrupt request signal currently being serviced is issued (including a non-maskable interrupt request signal), the HALT mode is released and that interrupt request signal is acknowledged.

Table 22-2. Operation After Releasing HALT Mode by Interrupt Request Signal

Release Source	Interrupt Enabled (EI) Status	Interrupt Disabled (DI) Status	
Non-maskable interrupt request signal	Execution branches to the handler address		
Maskable interrupt request signal	Execution branches to the handler address or the next instruction is executed	The next instruction is executed	

(2) Releasing HALT mode by reset

The same operation as the normal reset operation is performed.

Table 22-3. Operation Status in HALT Mode

Setting of HALT Mode		When CPU Is Operating with Main Clock	
Item		When Subclock Is Not Used	When Subclock Is Used
CPU		Stops operation	
ROM correction		Stops operation	
Main clock oscillate	or	Oscillation enabled	
Subclock oscillator	r	=	Oscillation enabled
Interrupt controller		Operable	
Timer P (TMP0) ^{Note}	o 1	Operable	
16-bit timers (TM0	0 to TM05)	Operable	
8-bit timers (TM50, TM51)		Operable	
Timer H (TMH0, TMH1)		Operable	
Watch timer		Operable when main clock output is selected as count clock	Operable
Watchdog timer 1		Operable	
Watchdog timer 2		Operable when main clock is selected as count clock	Operable
Serial interface	CSI00 to CSI02	Operable	
	CSIA0, CSIA1	Operable	
	I ² C0 ^{Note 2} , I ² C1 ^{Note 2}	Operable	
	UART0 to UART2	Operable	
Key interrupt funct	ion	Operable	
A/D converter		Operable	
D/A converter		Operable when real-time output mode is selected	
Real-time output		Operable	
Port function		Retains status before HALT mode was set.	
External bus interface		Refer to CHAPTER 5 BUS CONTROL FUNCTION.	
Internal data		The CPU registers, statuses, data, and all other internal data such as the contents of the internal RAM are retained as they were before the HALT mode was set.	

Notes 1. Only in the μ PD70F3218H, 70F3218HY

2. Only in the μ PD703216Y, 703217Y, 70F3217Y, 70F3217HY, 70F3218HY

22.4 IDLE Mode

22.4.1 Setting and operation status

The IDLE mode is set by clearing the PSMR.PSM bit to 0 and setting the PSC.STP bit to 1 in the normal operation mode.

In the IDLE mode, the clock oscillator continues operation but clock supply to the CPU and other on-chip peripheral functions stops.

As a result, program execution stops and the contents of the internal RAM before the IDLE mode was set are retained. The CPU and other on-chip peripheral functions stop operating. However, the on-chip peripheral functions that can operate with the subclock or an external clock continue operating.

Table 22-5 shows the operation status in the IDLE mode.

The IDLE mode can reduce the power consumption more than the HALT mode because it stops the operation of the on-chip peripheral functions. The main clock oscillator does not stop, so the normal operation mode can be restored without waiting for the oscillation stabilization time after the IDLE mode has been released, in the same manner as when the HALT mode is released.

Caution Insert five or more NOP instructions after the instruction that stores data in the PSC register to set the IDLE mode.

22.4.2 Releasing IDLE mode

The IDLE mode is released by a non-maskable interrupt request signal (NMI pin input, INTWDT2 signal (when the CPU is operating on the subclock)), unmasked external interrupt request signal (INTP0 to INTP6 pin input), unmasked internal interrupt request signal from the peripheral functions operable in the IDLE mode, or reset (RESET pin input, WDTRES2 signal (when the CPU is operating on the subclock)).

After the IDLE mode has been released, the normal operation mode is restored.

(1) Releasing IDLE mode by non-maskable interrupt request signal or unmasked maskable interrupt request signal

The IDLE mode is released by a non-maskable interrupt request signal or an unmasked maskable interrupt request signal, regardless of the priority of the interrupt request. If the IDLE mode is set in an interrupt servicing routine, however, an interrupt request that is issued later is processed as follows.

- (a) If an interrupt request signal with a priority lower than that of the interrupt request currently being serviced is issued, only the IDLE mode is released, and that interrupt request signal is not acknowledged. The interrupt request signal itself is retained.
- (b) If an interrupt request signal with a priority higher than that of the interrupt request currently being serviced is issued (including a non-maskable interrupt request signal), the IDLE mode is released and that interrupt request signal is acknowledged.

Table 22-4. Operation After Releasing IDLE Mode by Interrupt Request Signal

Release Source	Interrupt Enabled (EI) Status	Interrupt Disabled (DI) Status
Non-maskable interrupt request signal	Execution branches to the handler address	
Maskable interrupt request signal	Execution branches to the handler address or the next instruction is executed	The next instruction is executed

(2) Releasing IDLE mode by reset

The same operation as the normal reset operation is performed.

Table 22-5. Operation Status in IDLE Mode

Setting of IDLE Mode		When CPU Is Operating with Main Clock	
Item		When Subclock Is Not Used	When Subclock Is Used
CPU		Stops operation	
ROM correction		Stops operation	
Main clock oscillate	or	Oscillation enabled	
Subclock oscillator	•	-	Oscillation enabled
Interrupt controller		Stops operation	
Timer P (TMP0)Note	1	Stops operation	
16-bit timers (TM00 to TM05)		TM00, TM02 to TM05: Stop operation TM01: Operable when INTWT is selected as count clock and fbrg is selected as count clock of WT	TM00, TM02 to TM05: Stop operation TM01: Operable when INTWT is selected as count clock
8-bit timers (TM50, TM51)		Operable when TI5m is selected as count Operable when INTTM010 is selected as count	clock ount clock and TM01 is enabled in IDLE mode
Timer H (TMH0)		Stops operation	
Timer H (TMH1)		Stops operation	Operable when fxT is selected as count clock
Watch timer		Operable when main clock is selected as count clock	Operable
Watchdog timer 1		Stops operation	
Watchdog timer 2		Stops operation	Operable when fxT is selected as count clock
Serial interface CSI00 to CSI0		Operable when SCK0n input clock is selected as operation clock	
	CSIA0, CSIA1	Stops operation	
	I ² C0 ^{Note 2} , I ² C1 ^{Note 2}	Stops operation	
	UART0	Operable when ASCK0 is selected as count clock	
	UART1, UART2	Stops operation	
Key interrupt funct	ion	Operable	
A/D converter		Stops operation	
D/A converter		Stops operation (retains output) Note 3	ch0: Stops operation (retains output) ^{Note 3} ch1: (For other conditions than following, refer to Note 3 .) Operable when real-time output mode is selected and f _{XT} is selected as count clock of TMH1
Real-time output		Operable when INTTM5m is selected as real-time output trigger and TM5m is enabled in IDLE mode	
Port function		Retains status before IDLE mode was set.	
External bus interface		Refer to CHAPTER 5 BUS CONTROL FUNCTION.	
Internal data		The CPU registers, statuses, data, and all other internal data such as the contents of the internal RAM are retained as they were before the IDLE mode was set.	

Notes 1. Only in the μ PD70F3218H, 70F3218HY

- **2.** Only in the μ PD703216Y, 703217Y, 70F3217Y, 70F3217HY, 70F3218HY
- 3. If the IDLE mode is set immediately after D/A conversion has started (during conversion), the D/A converter continues operating until D/A conversion is complete and retains the output at the end of D/A conversion.

Remark m = 0, 1n = 0 to 2

22.5 STOP Mode

22.5.1 Setting and operation status

The STOP mode is set when the PSMR.PSM bit is set to 1 and the PSC.STP bit is set to 1 in the normal operation mode.

In the STOP mode, the subclock oscillator continues operating but the main clock oscillator stops. Clock supply to the CPU and the on-chip peripheral functions is stopped.

As a result, program execution is stopped, and the contents of the internal RAM before the STOP mode was set are retained. The on-chip peripheral functions that operate with the clock oscillated by the subclock oscillator or an external clock continue operating.

Table 22-7 shows the operation status in the STOP mode.

Because the STOP stops operation of the main clock oscillator, it reduces the power consumption to a level lower than the IDLE mode. If the subclock oscillator and external clock are not used, the power consumption can be minimized with only leakage current flowing.

Caution Insert five or more NOP instructions after the instruction that stores data in the PSC register to set the STOP mode.

22.5.2 Releasing STOP mode

The STOP mode is released by a non-maskable interrupt request signal (NMI pin input, INTWDT2 signal (when the CPU is operating on the subclock)), unmasked external interrupt request signal (INTP0 to INTP6 pin input), unmasked internal interrupt request signal from the peripheral functions operable in the STOP mode, or reset (RESET pin input, WDTRES2 signal (when the CPU is operating on the subclock)).

After the STOP mode has been released, the normal operation mode is restored after the oscillation stabilization time has been secured.

(1) Releasing STOP mode by non-maskable interrupt request signal or unmasked maskable interrupt request signal

The STOP mode is released by a non-maskable interrupt request signal or an unmasked maskable interrupt request signal, regardless of the priority of the interrupt request. If the software STOP mode is set in an interrupt servicing routine, however, an interrupt request that is issued later is serviced as follows.

- (a) If an interrupt request signal with a priority lower than that of the interrupt request currently being serviced is issued, only the STOP mode is released, and that interrupt request signal is not acknowledged. The interrupt request signal itself is retained.
- (b) If an interrupt request signal with a priority higher than that of the interrupt request currently being serviced is issued (including a non-maskable interrupt request signal), the STOP mode is released and that interrupt request signal is acknowledged.

Table 22-6. Operation After Releasing STOP Mode by Interrupt Request Signal

Release Source	Interrupt Enabled (EI) Status	Interrupt Disabled (DI) Status
Non-maskable interrupt request signal	Execution branches to the handler address	
Maskable interrupt request signal	Execution branches to the handler address or the next instruction is executed	The next instruction is executed

(2) Releasing STOP mode by reset

The same operation as the normal reset operation is performed.

Table 22-7. Operation Status in STOP Mode

Setting of STOP Mode		When CPU Is Operating with Main Clock		
Item		When Subclock Is Not Used	When Subclock Is Used	
CPU		Stops operation		
ROM correction		Stops operation		
Main clock oscillato	or	Oscillation stops		
Subclock oscillator		-	Oscillation enabled	
Interrupt controller		Stops operation		
Timer P (TMP0) ^{Note}	1	Stops operation		
16-bit timers (TM00 to TM05)		Stops operation	TM00, TM02 to TM05: Stop operation TM01: Operable when INTWT is selected as count clock and fxt is selected as count clock of WT	
8-bit timers (TM50, TM51)		Operable when TI5m is selected as count clock	Operable when TI5m is selected as count clock or when INTTM010 is selected as count clock and TM01 is enabled in STOP mode	
Timer H (TMH0)		Stops operation		
Timer H (TMH1)		Stops operation	Operable when fxT is selected as count clock	
Watch timer		Stops operation	Operable when fxT is selected as count clock	
Watchdog timer 1		Stops operation		
Watchdog timer 2		Stops operation	Operable when fxT is selected as count clock	
Serial interface	CSI00 to CSI02	Operable when SCK0n input clock is selected as operation clock		
	CSIA0, CSIA1	Stops operation		
	I ² C0 ^{Note 2} , I ² C1 ^{Note 2}	Stops operation		
	UART0	Operable when ASCK0 is selected as count clock		
	UART1, UART2	Stops operation		
Key interrupt functi	on	Operable		
A/D converter		Stops operation		
D/A converter		Stops operation (retains output) ^{Note 3}	ch0: Stops operation (retains output) ^{Note 3} ch1: (For conditions other than the following, refer to Note 3 .) Operable when real-time output mode is selected and f _{XT} is selected as count clock of TMH1	
Real-time output		Operable when INTTM5m is selected as real-time output trigger and TM5m is enabled in STOP mode		
Port function		Retains status before STOP mode was set.		
External bus interface		Refer to CHAPTER 5 BUS CONTROL FUNCTION.		
Internal data		The CPU registers, statuses, data, and all other internal data such as the contents of the internal RAM are retained as they were before the STOP mode was set.		

Notes 1. Only in the μ PD70F3218H, 70F3218HY

- **2.** Only in the μ PD703216Y, 703217Y, 70F3217Y, 70F3217HY, 70F3218HY
- 3. If the STOP mode is set immediately after D/A conversion has started (during conversion), the D/A converter continues operating until D/A conversion is complete, and retains the output at the end of D/A conversion.

Remark m = 0, 1n = 0 to 2

22.5.3 Securing oscillation stabilization time when STOP mode is released

When the STOP mode is released, only the oscillation stabilization time set by the OSTS register elapses. If the STOP mode has been released by reset, however, the reset value of the OSTS register, 2^{15} /fx (8.192 ms at fx = 4 MHz) elapses.

The operation performed when the STOP mode is released by an interrupt request signal is shown below.




Figure 22-2. Oscillation Stabilization Time

Caution For details of the OSTS register, refer to 22.2 (3) Oscillation stabilization time selection register (OSTS).

22.6 Subclock Operation Mode

22.6.1 Setting and operation status

The subclock operation mode is set when the PCC.CK3 bit is set to 1 in the normal operation mode.

When the subclock operation mode is set, the internal system clock is changed from the main clock to the subclock. When the PCC.MCK bit is set to 1, the operation of the main clock oscillator is stopped. As a result, the system operates only with the subclock.

Table 22-8 shows the operation status in subclock operation mode.

In the subclock operation mode, the power consumption can be reduced to a level lower than in the normal operation mode because the subclock is used as the internal system clock. In addition, the power consumption can be further reduced to the level of the STOP mode by stopping the operation of the main clock oscillator.

- Cautions 1. When manipulating the CK3 bit, do not change the set values of the PCC.CK2 to PCC.CK0 bits (using a bit manipulation instruction to manipulate the bit is recommended). For details, refer to 6.3 (1) Processor clock control register (PCC).
 - 2. If the following conditions are not satisfied, change the CK2 to CK0 bits so that the conditions are satisfied and set the subclock operation mode.

Main clock (fxx) > Subclock (fxr: 32.768 kHz) × 4

22.6.2 Releasing subclock operation mode

The subclock operation mode is released when the CK3 bit is cleared to 0 or by reset (\overline{RESET} pin input, WDTRES1, WDTRES2 signal). If the main clock is stopped (MCK bit = 1), set the MCK bit to 1, secure the oscillation stabilization time of the main clock by software, and clear the CK3 bit to 0.

The normal operation mode is restored when the subclock operation mode is released.

Caution When manipulating the CK3 bit, do not change the set values of the CK2 to CK0 bits (using a bit manipulation instruction to manipulate the bit is recommended). For details, refer to 6.3 (1) Processor clock control register (PCC).

Table 22-8. Operation Status in Subclock Operation Mode

Setting of Subclock Operation		Operation Status	
Item Mode		When Main Clock Is Oscillating	When Main Clock Is Stopped
CPU		Operable	
ROM correction		Operable	
Subclock oscillator		Oscillation enabled	
Interrupt controller		Operable	
Timer P (TMP0) ^{Note}	1	Operable	Stops operation
16-bit timers (TM00 to TM05)		Operable	TM00, TM02 to TM05: Stop operation TM01: Operable when INTWT is selected as count clock and fxT is selected as count clock of WT
8-bit timers (TM50, TM51)		Operable	Operable when TI5m is selected as count clock Operable when INTTM010 is selected as count clock and when TM01 is enabled in subclock operation mode
Timer H (TMH0)		Operable	Stops operation
Timer H (TMH1)		Operable	Operable when fxT is selected as count clock
Watch timer		Operable	Operable when fxT is selected as count clock
Watchdog timer 1		Operable	Stops operation
Watchdog timer 2		Operable	Operable when fxT is selected as count clock
Serial interface	CSI00 to CSI02	Operable	Operable when SCK0n input clock is selected as operation clock
	CSIA0, CSIA1	Operable	Stops operation
	I ² C0 ^{Note 2} , I ² C1 ^{Note 2}	Operable	Stops operation
	UART0	Operable	Operable when ASCK0 is selected as count clock
	UART1, UART2	Operable	Stops operation
Key interrupt functi	on	Operable	
A/D converter		Operable	Stops operation
D/A converter		Operable	ch0: Operable when normal mode is selected ch1: Operable under the following conditions • When normal mode is selected • When real-time output mode is selected and fxT is selected as count clock of TMH1
Real-time output		Operable	Operable when INTTM5m is selected as real-time output trigger and TI5m is selected as count clock of TM5m
Port function		Settable	
External bus interface		Operable	
Internal data		Settable	

Notes 1. Only in the μ PD70F3218H, 70F3218HY

2. Only in the μ PD703216Y, 703217Y, 70F3217Y, 70F3217HY, 70F3218HY

Remark m = 0, 1n = 0 to 2

22.7 Sub-IDLE Mode

22.7.1 Setting and operation status

The sub-IDLE mode is set when the PSMR.PSM bit is cleared to 0 and the PSC.STP bit is set to 1 in the subclock operation mode.

In this mode, the clock oscillator continues operation but clock supply to the CPU and the other on-chip peripheral functions is stopped.

As a result, program execution is stopped and the contents of the internal RAM before the sub-IDLE mode was set are retained. The CPU and the other on-chip peripheral functions are stopped. However, the on-chip peripheral functions that can operate with the subclock or an external clock continue operating.

Table 22-10 shows the operation status in the sub-IDLE mode.

Because the sub-IDLE mode stops operation of the CPU and other on-chip peripheral functions, it can reduce the power consumption more than the subclock operation mode. If the sub-IDLE mode is set after the main clock has been stopped, the power consumption can be reduced to a level as low as that in the STOP mode.

22.7.2 Releasing sub-IDLE mode

The sub-IDLE mode is released by a non-maskable interrupt request signal (NMI pin input, INTWDT2 signal (when the CPU is operating on the subclock)), unmasked external interrupt request signal (INTP0 to INTP6 pin input), unmasked internal interrupt request signal from the peripheral functions operable in the sub-IDLE mode, or reset (RESET pin input, WDTRES2 signal (when the CPU is operating on the subclock)).

When the sub-IDLE mode is released by an interrupt request signal, the subclock operation mode is set. If it is released by reset, the normal operation mode is restored.

(1) Releasing sub-IDLE mode by non-maskable interrupt request signal or unmasked maskable interrupt request signal

The sub-IDLE mode is released by a non-maskable interrupt request signal or an unmasked maskable interrupt request signal, regardless of the priority of the interrupt request. If the sub-IDLE mode is set in an interrupt servicing routine, however, an interrupt request signal that is issued later is serviced as follows.

- (a) If an interrupt request signal with a priority lower than that of the interrupt request currently being serviced is issued, only the sub-IDLE mode is released, and that interrupt request signal is not acknowledged. The interrupt request signal itself is retained.
- (b) If an interrupt request signal with a priority higher than that of the interrupt request currently being serviced is issued (including a non-maskable interrupt request signal), the sub-IDLE mode is released and that interrupt request signal is acknowledged.

Table 22-9. Operation After Releasing Sub-IDLE Mode by Interrupt Request Signal

Release Source	Interrupt Enabled (EI) Status	Interrupt Disabled (DI) Status
Non-maskable interrupt request signal	Execution branches to the handler address	
Maskable interrupt request signal	Execution branches to the handler address or the next instruction is	The next instruction is executed
	executed	

(2) Releasing sub-IDLE mode by reset

The same operation as the normal reset operation is performed.

Table 22-10. Operation Status in Sub-IDLE Mode

Setting of Sub-IDLE		Operation Status		
Item Mode		When Main Clock Is Oscillating	When Main Clock Is Stopped	
CPU		Stops operation		
ROM correction		Stops operation		
Subclock oscillator	,	Oscillation enabled		
Interrupt controller		Stops operation		
Timer P (TMP0) ^{Note 1}		Stops operation		
16-bit timers (TM00 to TM05)		TM00, TM02 to TM05: Stop operation TM01: Operable when INTWT is selected as count clock	TM00, TM02 to TM05: Stop operation TM01: Operable when INTWT is selected as count clock and fxT is selected as count clock of WT	
8-bit timers (TM50, TM51)		 Operable when TI5m is selected as count clock Operable when INTTM010 is selected as count clock and INTWT is selected as count clock of TM01 	Operable when TI5m is selected as count clock Operable when INTTM010 is selected as count clock and when TM01 is enabled in sub-IDLE mode	
Timer H (TMH0)		Stops operation		
Timer H (TMH1)		Operable when fxt is selected as count clock		
Watch timer		Stops operation	Operable when fxt is selected as count clock	
Watchdog timer 1		Operable	Stops operation	
Watchdog timer 2		Operable when fxt is selected as count clock		
Serial interface	CSI00 to CSI02	Stops operation	Operable when SCK0n input clock is selected as operation clock	
	CSIA0, CSIA1	Stops operation		
	I ² C0 ^{Note 2} , I ² C1 ^{Note 2}	Stops operation		
	UART0	Operable when ASCK0 is selected as count	clock	
	UART1, UART2	Stops operation		
Key interrupt functi	ion	Operable		
A/D converter		Stops operation		
D/A converter		ch0: Stops operation (retains output) ^{Note 3} ch1: (For other than the following conditions, refer to Note 3 .) Operable when real-time output mode is selected and f _{XT} is selected as count clock of TMH1.		
Real-time output		Operable when INTTM5m is selected as real-time output trigger and Tl5m is selected as count clock of TM5m		
Port function		Retains status before sub-IDLE mode was set.		
External bus interface		Refer to CHAPTER 5 BUS CONTROL FUNCTION.		
Internal data		The CPU registers, statuses, data, and all other internal data such as the contents of the internal RAM are retained as they were before the sub-IDLE mode was set.		

Notes 1. Only in the μ PD70F3218H, 70F3218HY

- **2.** Only in the μ PD703216Y, 703217Y, 70F3217Y, 70F3217HY, 70F3218HY
- 3. If the sub-IDLE mode is set immediately after D/A conversion has started (during conversion), the D/A converter continues operating until D/A conversion is complete and retains the output at the end of D/A conversion.

Remark m = 0, 1n = 0 to 2

CHAPTER 23 RESET FUNCTION

23.1 Overview

The following reset functions are available.


- Reset function by RESET pin input
- Reset function by overflow of watchdog timer 1 (WDTRES1)
- Reset function by overflow of watchdog timer 2 (WDTRES2)

If the RESET pin goes high, the reset status is released, and the CPU starts executing the program. Initialize the contents of each register in the program as necessary.

The RESET pin has a noise eliminator that operates by analog delay to prevent malfunction caused by noise.

23.2 Configuration

Figure 23-1. Reset Block Diagram



23.3 Operation

The system is reset, initializing each hardware unit, when a low level is input to the RESET pin or if watchdog timer 1 or watchdog timer 2 overflows (WDTRES1 or WDTRES2).

While a low level is being input to the $\overline{\text{RESET}}$ pin, the main clock oscillator stops. Therefore, the overall power consumption of the system can be reduced.

If the RESET pin goes high or if the WDTRES1 or WDTRES2 signal is received, the reset status is released.

If the reset status is released by RESET pin input or the WDTRES2 signal, the oscillation stabilization time elapses (reset value of OSTS register: 2¹⁵/fxx) and then the CPU starts program execution.

If the reset status is released by the WDTRES1 signal, the oscillation stabilization time is not inserted because the main system clock oscillator does not stop.

Table 23-1. Hardware Status on RESET Pin Input or Occurrence of WDTRES2 Signal

Item	During Reset	After Reset	
Main clock oscillator (fx)	Oscillation stops (fx = 0 level).	Oscillation starts	
Subclock oscillator (fxT)	Oscillation can continue without effect from	Oscillation can continue without effect from reset ^{Note 1} .	
Peripheral clock (fxx to fxx/1024), internal system clock (fcьк), CPU clock (fcьч)	Operation stops	Operation starts. However, operation stops during oscillation stabilization time count.	
Watchdog timer 1 clock (fxw)	Operation stops	Operation starts ^{Note 2}	
Internal RAM	Undefined if power-on reset occurs or writing data to RAM and reset conflict (data loss); otherwise, retains values immediately before reset input.		
I/O lines (ports)	High impedance		
On-chip peripheral I/O registers	Initialized to specified status		
Other on-chip peripheral functions	Operation stops	Operation can be started	

- Notes 1. The on-chip feedback resistor is "connected" by default (refer to 6.3 (1) Processor clock control register (PCC)).
 - 2. The clock is in the initialized status (interval timer mode).

Table 23-2. Hardware Status on Occurrence of WDTRES1 Signal

Item	During Reset	After Reset
Main clock oscillator (fx)	Oscillation continues ^{Note}	
Subclock oscillator (fxT)	Oscillation can continue without effect from reset ^{Note} .	
Peripheral clock (fxx to fxx/1024), internal system clock (fclk), CPU clock (fcpu)	Operation stops	Operation starts
Watchdog timer 1 clock (fxw)	Operation continues	
Internal RAM Undefined if writing data to RAM and reset conflict (data loss); otherwal values immediately before reset input.		conflict (data loss); otherwise, retains
I/O lines (ports)	High impedance	
On-chip peripheral I/O registers	Initialized to specified status	
Other on-chip peripheral functions	Operation stops	Operation can be started

Note The on-chip feedback resistor is "connected" by default (refer to 6.3 (1) Processor clock control register (PCC)).






Figure 23-2. Hardware Status on RESET Input





CHAPTER 24 REGULATOR

24.1 Overview

The V850ES/KJ1 includes a regulator to reduce the power consumption and noise.

This regulator supplies a stepped-down V_{DD} power supply voltage to the oscillator block and internal logic circuits (except the A/D converter, D/A converter, and output buffer). The regulator output voltage is set to 3.6 V (TYP.).




Figure 24-1. Regulator


24.2 Operation

The regulator stops operating in the following modes (but only when REGC = VDD).

- During reset
- In STOP mode
- In sub-IDLE mode

When using the regulator, be sure to connect a capacitor (10 μ F) to the REGC pin to stabilize the regulator output. A diagram of the regulator pin connections is shown below.

Figure 24-2. REGC Pin Connection



CHAPTER 25 ROM CORRECTION FUNCTION


25.1 Overview

The ROM correction function is used to replace part of the program in the internal ROM with the program of an external memory or the internal RAM.

By using this function, program bugs found in the internal ROM can be corrected.

Up to four address can be specified for correction.

Figure 25-1. Block Diagram of ROM Correction



25.2 Registers

(1) Correction address registers 0 to 3 (CORAD0 to CORAD3)

These registers are used to set the first address of the program to be corrected.

The program can be corrected at up to four places because four CORADn registers are provided.

The CORADn register can be read or written in 32-bit units.


If the higher 16 bits of the CORADn register are used as the CORADnH register, and the lower 16 bits as the CORADnL register, these registers can be read or written in 16-bit units.

After reset, CORADn is cleared to 00000000H.

Because the ROM capacity differs depending on the product, set correction addresses in the following ranges.

```
μPD703216, 703216Y (96 KB): 0000000H to 0017FFEH μPD703217, 703217Y, 70F3217, 70F3217H, 70F3217HY (128 KB): 0000000H to 001FFFEH μPD70F3218H, 70F3218HY (256 KB): 0000000H to 003FFFEH
```

Bits 0 and 20 to 31 are fixed to 0.



(2) Correction control register (CORCN)

This register disables or enables the correction operation at the address specified by the CORADn register.

Each channel can be enabled or disabled by this register.

This register can be read or written in 8-bit or 1-bit units.

After reset, CORCN is cleared to 00H.




Table 25-1. Correspondence Between CORCN Register Bits and CORADn Registers

CORCN Register Bit	Corresponding CORADn Register
COREN3	CORAD3
COREN2	CORAD2
COREN1	CORAD1
COREN0	CORAD0

25.3 ROM Correction Operation and Program Flow

- <1> If the address to be corrected and the fetch address of the internal ROM match, the fetch code is replaced by the DBTRAP instruction.
- <2> When the DBTRAP instruction is executed, execution branches to address 00000060H.
- <3> Software processing after branching causes the result of ROM correction to be judged (the fetch address and ROM correction operation are confirmed) and execution to branch to the correction software.
- <4> After the correction software has been executed, the return address is set, and return processing is started by the DBRET instruction.

Cautions 1. The software that performs <3> and <4> must be executed in the internal ROM/RAM.

- 2. When setting an address to be corrected to the CORADn register, clear the higher bits to 0 in accordance with the capacity of the internal ROM.
- 3. The ROM correction function cannot be used to correct the data of the internal ROM. It can only be used to correct instruction codes. If ROM correction is used to correct data, that data is replaced with the DBTRAP instruction code.

Reset & start Initialize microcontroller Set CORADn register Read data for setting ROM Load program for judgment of ROM correction and correction from external memory correction codes Set CORCN register CORENn bit = 1? Yes Execute fetch code Fetch address = CORADn? No Yes Execute fetch code Change fetch code to DBTRAP instruction Execute DBTRAP instruction Jump to address 00000060H ______ Branch to ROM correction judgment address ILGOP processing Yes Branch to correction code address of corresponding channel n Execute correction code Write return address to DBPC. Write value of PSW to DBPSW as necessary. Execute DBRET instruction Remarks 1. : Processing by user program (software) : Processing by ROM correction (hardware) **2.** n = 0 to 3

Figure 25-2. ROM Correction Operation and Program Flow

CHAPTER 26 FLASH MEMORY (SINGLE POWER)

The following products are the flash memory versions (single power) of the V850ES/KJ1.

Caution There are differences in noise immunity and noise radiation between the flash memory and mask ROM versions. When pre-producing and application set with the flash memory version and then mass-producing it with the mask ROM version, be sure to conduct sufficient evaluation for the commercial samples (not engineering samples) of the mask ROM version.

For the electrical specifications related to the flash memory rewriting, refer to CHAPTER 28 ELECTRICAL SPECIFICATIONS (SINGLE-POWER FLASH MEMORY VERSION) (TARGET).

μPD70F3217H, 70F3217HY: 128 KB flash memory
 μPD70F3218H, 70F3218HY: 256 KB flash memory

Flash memory versions are commonly used in the following development environments and mass production applications.

- O For altering software after the V850ES/KJ1 is soldered onto the target system.
- O For data adjustment when starting mass production.
- O For differentiating software according to the specification in small scale production of various models.
- O For facilitating inventory management.
- O For updating software after shipment.

26.1 Features

- O 4-byte/1-clock access (when instruction is fetched)
- O Capacity: 256/128 KB
- O Write voltage: Erase/write with a single power supply
- O Rewriting method
 - Rewriting by communication with dedicated flash programmer via serial interface (on-board/off-board programming)
 - Rewriting flash memory by user program (self programming)
- O Flash memory write prohibit function supported (security function)
- O Safe rewriting of entire flash memory area by self programming using boot swap function
- O Interrupts can be acknowledged during self programming.

Caution When writing/erasing the flash memory using a flash programmer, a single-power flash memory differs from a two-power flash memory in the following points.

- A flash programming mode setting pin (FLMD1 pin) must be connected in addition to the pins connected in a two-power flash memory.
- The pin used as a handshake signal differs when writing/erasing the flash memory with CSI + HS communication.

Two-power flash memory: PCS1/CS1
Single-power flash memory: PCM0/WAIT

26.2 Memory Configuration

The 256/128 KB internal flash memory area is divided into 128/64 blocks and can be programmed/erased in block units. All the blocks can also be erased at once.

When the boot swap function is used, the physical memory (blocks 0 to 3) located at the addresses of boot area 0 is replaced by the physical memory (blocks 4 to 7) located at the addresses of boot area 1. For details of the boot swap function, refer to **26.5 Rewriting by Self Programming**.

003FFFFH Block 127 (2 KB) 003F800H 003F7FFH Block 126 (2 KB) 3FFFFFFH On-chip peripheral I/O area 003F000H (4 KB) 3FEC000H 003EFFFH 3FEBFFFH Block 125 (2 KB) Internal RAM area 003E800H (60 KB) 003E7FFH 3FF0000H 3FEFFFFH 0020000H 001FFFFH Block 63 (2 KB) Block 63 (2 KB) 0005000H Use prohibited 0004FFFH 0004800H 00047FFH Block 8 (2 KB) Block 8 (2 KB) 0004000H 0003FFFH 1000000H Block 7 (2 KB) Block 7 (2 KB) **OFFFFFH** 0003800H 00037FFH Block 6 (2 KB) Block 6 (2 KB) Boot area 1 Note 0003000H 0002FFFH (8 KB) External memory area Block 5 (2 KB) Block 5 (2 KB) (14 MB) 0002800H 00027FFH Block 4 (2 KB) Block 4 (2 KB) 0002000H 0001FFFH Block 3 (2 KB) Block 3 (2 KB) 0200000H 0001800H 01FFFFFH 00017FFH External memory area (1 MB) Block 2 (2 KB) Block 2 (2 KB) 0100000H Boot area 0Note 0001000H 00FFFFFH 0000FFFH (8 KB) Use prohibited Block 1 (2 KB) Block 1 (2 KB) H0080000 Internal flash memory area 00007FFH (256/128 KB) Block 0 (2 KB) Block 0 (2 KB) 0000000H 0000000H Boot area 0 (blocks 0 to 3): Boot area Boot area 1 (blocks 4 to 7): Area used to replace boot area via boot swap function

Figure 26-1. Flash Memory Mapping

26.3 Functional Outline

The internal flash memory of the V850ES/KJ1 can be rewritten by using the rewrite function of the dedicated flash programmer, regardless of whether the V850ES/KJ1 has already been mounted on the target system or not (on-board/off-board programming).

In addition, a security function that prohibits rewriting the user program written to the internal flash memory is also supported, so that the program cannot be changed by an unauthorized person.

The rewrite function using the user program (self programming) is ideal for an application where it is assumed that the program is changed after production/shipment of the target system. A boot swap function that rewrites the entire flash memory area safely is also supported. In addition, interrupt servicing is supported during self programming, so that the flash memory can be rewritten under various conditions, such as while communicating with an external device.

Table 26-1. Rewrite Method

Rewrite Method	Functional Outline	Operation Mode
On-board programming	Flash memory can be rewritten after the device is mounted on the target system, by using a dedicated flash programmer.	Flash memory programming mode
Off-board programming	Flash memory can be rewritten before the device is mounted on the target system, by using a dedicated flash programmer and a dedicated program adapter board (FA series).	
Self programming	Flash memory can be rewritten by executing a user program that has been written to the flash memory in advance by means of on-board/off-board programming. (During self-programming, instructions cannot be fetched from or data access cannot be made to the internal flash memory area. Therefore, the rewrite program must be transferred to the internal RAM or external memory in advance).	Normal operation mode

Remark The FA series is a product of Naito Densei Machida Mfg. Co., Ltd.

Table 26-2. Basic Functions

Function	Functional Outline	Support (O: Support	ed, ×: Not supported)
		On-Board/Off-Board Programming	Self Programming
Block erasure	The contents of specified memory blocks are erased.	0	0
Chip erasure	The contents of the entire memory area are erased all at once.	0	×
Write	Writing to specified addresses, and a verify check to see if write level is secured are performed.	0	0
Verify/checksum	Data read from the flash memory is compared with data transferred from the flash programmer.	0	× (Can be read by user program)
Blank check	The erasure status of the entire memory is checked.	0	0
Security setting	Use of the block erase command, chip erase command, and program command can be prohibited.	0	× (Only values set by on- board/off-board programming can be retained)

The following table lists the security functions. The block erase command prohibit, chip erase command prohibit, and program command prohibit functions are enabled by default after shipment, and security can be set by rewriting via on-board/off-board programming. Each security function can be used in combination with the others at the same time.

Table 26-3. Security Functions

Function	Function Outline	Rewriting Operation When Prohibited (O: Executable, ×: Not Executable)		
		On-Board/Off-Board Programming	Self Programming	
Block erase command prohibit	Execution of a block erase command on all blocks is prohibited. Setting of prohibition can be initialized by execution of a chip erase command.	Block erase command: × Chip erase command: O Program command: O	Can always be rewritten regardless of setting of prohibition	
Chip erase command prohibit	Execution of block erase and chip erase commands on all the blocks is prohibited. Once prohibition is set, setting of prohibition cannot be initialized because the chip erase command cannot be executed.	Block erase command: × Chip erase command: × Program command: O		
Program command prohibit	Write and block erase commands on all the blocks are prohibited. Setting of prohibition can be initialized by execution of the chip erase command.	Block erase command: × Chip erase command: O Program command: ×		


26.4 Rewriting by Dedicated Flash Programmer

The flash memory can be rewritten by using a dedicated flash programmer after the V850ES/KJ1 is mounted on the target system (on-board programming). The flash memory can also be rewritten before the device is mounted on the target system (off-board programming) by using a dedicated program adapter (FA series).

26.4.1 Programming environment

The following shows the environment required for writing programs to the flash memory of the V850ES/KJ1.

Figure 26-2. Environment Required for Writing Programs to Flash Memory



A host machine is required for controlling the dedicated flash programmer.

UART0 or CSI00 is used for the interface between the dedicated flash programmer and the V850ES/KJ1 to perform writing, erasing, etc. A dedicated program adapter (FA series) is required for off-board writing.

Remark The FA series is a product of Naito Densei Machida Mfg. Co., Ltd.


26.4.2 Communication mode

Communication between the dedicated flash programmer and the V850ES/KJ1 is performed by serial communication using the UART0 or CSI00 interfaces of the V850ES/KJ1.

(1) UART0

Transfer rate: 9,600 to 153,600 bps


Figure 26-3. Communication with Dedicated Flash Programmer (UART0)



(2) CSI00

Serial clock: 2.4 kHz to 2.5 MHz (MSB first)


Figure 26-4. Communication with Dedicated Flash Programmer (CSI00)



(3) CSI00 + HS

Serial clock: 2.4 kHz to 2.5 MHz (MSB first)

Figure 26-5. Communication with Dedicated Flash Programmer (CSI00 + HS)



The dedicated flash programmer outputs the transfer clock, and the V850ES/KJ1 operates as a slave.

When the PG-FP4 is used as the dedicated flash programmer, it generates the following signals to the V850ES/KJ1. For details, refer to the **PG-FP4 User's Manual (U15260E)**.

Table 26-4. Signal Connections of Dedicated Flash Programmer (PG-FP4)

		PG-FP4	V850ES/KJ1	Proce	ssing for Conr	nection
Signal Name	I/O	Pin Function	Pin Name	UART0	CSI00	CSI00 + HS
FLMD0	Output	Write enable/disable	FLMD0	0	0	0
FLMD1	Output	Write enable/disable	FLMD1	Note 1	○Note 1	○Note 1
VDD	_	V _{DD} voltage generation/voltage monitor	V _{DD}	×Note 2	×Note 2	×Note 2
GND	-	Ground	Vss	0	0	0
CLK	Output	Clock output to V850ES/KJ1	X1, X2	×Note 3	×Note 3	×Note 3
RESET	Output	Reset signal	RESET	0	0	0
SI/RxD	Input	Receive signal	SO00	0	0	0
SO/TxD	Output	Transmit signal	SI00	0	0	0
SCK	Output	Transfer clock	SCK00	×	0	0
HS	Input	Handshake signal for CSI00 + HS communication	РСМ0	×	×	0

Notes 1. Wire the pin as shown in Figure 26-6, or connect it to GND on board via a pull-down resistor.

- 2. Connect the pin to supply power from the PG-FP4.
- **3.** Connect these pins to supply a clock from the PG-FP4 (wire as shown in Figure 26-6, or create an oscillator on board and supply the clock).

Remark ©: Must be connected.

×: Does not have to be connected.

Table 26-5. Wiring Between μ PD70F3217H, 70F3217HY, 70F3218H, and 70F3218HY, and PG-FP4

Pin Configu	ration of Fla	sh Programmer (PG-FP4)	Pin Name on	With CS	SI00-HS	With 0	CSI00	With L	JART0
Signal Name	I/O	Pin Function	FA Board	Pin Name	Pin No.	Pin Name	Pin No.	Pin Name	Pin No.
SI/RxD	Input	Receive signal	SI	P41/SO00	23	P41/SO00	23	P30/TXD0	25
SO/TxD	Output	Transmit signal	so	P40/SI00	22	P40/SI00	22	P31/RXD0	26
SCK	Output	Transfer clock	SCK	P42/SCK00	24	P42/SCK00	24	Not needed	Not needed
CLK	Output	Clock to V850ES/KJ1	X1	X1	12	X1	12	X1	12
			X2	X2 ^{Note 1}	13	X2 ^{Note 1}	13	X2 ^{Note 1}	13
/RESET	Output	Reset signal	/RESET	RESET	14	RESET	14	RESET	14
FLMD0	Input	Write voltage	FLMD0	FLMD0	8	FLMD0	8	FLMD0	8
FLMD1	Input	Write voltage	FLMD1	PDL5/AD5/ FLMD1	110	PDL5/AD5/ FLMD1	110	PDL5/AD5/ FLMD1	110
нѕ	Input	Handshake signal for CSI00 + HS communication	RESERVE /HS	PCM0/ WAIT ^{Note 2}	85	Not needed	Not needed	Not needed	Not needed
VDD	_	V _{DD} voltage	VDD	V _{DD}	9	V _{DD}	9	V _{DD}	9
		generation/voltage		BV _{DD}	104	BV _{DD}	104	BV _{DD}	104
		monitor		EV _{DD}	34	EV _{DD}	34	EV _{DD}	34
				AV _{REF0}	1	AV _{REF0}	1	AV _{REF0}	1
				AV _{REF1}	5	AV _{REF1}	5	AV _{REF1}	5
GND	-	Ground	GND	Vss	11	Vss	11	Vss	11
				AVss	2	AVss	2	AVss	2
				BVss	103	BVss	69	BVss	69
				EVss	33	EVss	33	EVss	33

Notes 1. When using the clock out of the flash programmer, connect CLK of the programmer to X1, and connect its inverse signal to X2.

2. The pin differs when it is used in a two-power flash memory.

Cautions 1. Be sure to connect the REGC pin in either of the following ways.

- Connect to GND via a 10 μ F capacitor
- Directly connect to VDD
- 2. When connecting the REGC pin to GND via a 10 μ F capacitor, the clock cannot be supplied from the CLK pin of the flash programmer.

Supply the clock by creating an oscillator on the board.

110 Note 1 μ PD70F3217H, μPD70F3217HY, μ PD70F3218H, μPD70F3218HY Connect to GND. Connect to VDD. Note 2 10 11 12 13 14 RFU-3 RFU-2 RFU-1 VDE FLMD1™ VPP RESERVE/HS^{Mote} SI X1 Q

Figure 26-6. Wiring Example of V850ES/KJ1 Flash Writing Adapter (FA-144GJ-UEN) (1/2)

Figure 26-6. Wiring Example of V850ES/KJ1 Flash Writing Adapter (FA-144GJ-UEN) (2/2)

Notes 1. Wire the FLMD1 pin as shown in the figure, or connect it to GND on board via a pull-down resistor.

- 2. Be sure to connect the REGC pin in either of the following ways.
 - Connect to GND via a 10 μ F capacitor.
 - Directly connect to VDD.

When connecting the REGC pin to GND via a 10 μ F capacitor, the clock cannot be supplied from the CLK pin of the flash programmer.

Supply the clock by creating an oscillator on the board.

- **3.** Unlike a two-power flash memory, a flash programming mode setting pin is required in a single-power flash memory.
- **4.** The pin differs when it is used in a two-power flash memory.
- Remarks 1. Handle the pins not described above in accordance with the specified handling of unused pins (refer to 2.3 Pin I/O Circuits and Recommended Connection of Unused Pins).


When connecting to V_{DD} via a resistor, use of a resistor of 1 k Ω to 10 k Ω is recommended.

- 2. This adapter is for a 144-pin plastic LQFP (fine pitch) package.
- 3. This diagram shows the wiring when using a handshake-supporting CSI.

26.4.3 Flash memory control

The following shows the procedure for manipulating the flash memory.

Figure 26-7. Procedure for Manipulating Flash Memory



26.4.4 Selection of communication mode

In the V850ES/KJ1, the communication mode is selected by inputting pulses (12 pulses max.) to the FLMD0 pin after switching to the flash memory programming mode. The FLMD0 pulse is generated by the dedicated flash programmer.

The following shows the relationship between the number of pulses and the communication mode.




Figure 26-8. Selection of Communication Mode

Note The number of clocks is as follows depending on the communication mode.


FLMD0 Pulse	Communication Mode	Remarks
0	UART0	Communication rate: 9600 bps (after reset), LSB first
8	CSI00	V850ES/KJ1 performs slave operation, MSB first
11	CSI00 + HS	V850ES/KJ1 performs slave operation, MSB first
Other	RFU	Setting prohibited

Caution When UART0 is selected, the receive clock is calculated based on the reset command sent from the dedicated flash programmer after receiving the FLMD0 pulse.

26.4.5 Communication commands

The V850ES/KJ1 communicates with the dedicated flash programmer by means of commands. The signals sent from the dedicated flash programmer to the V850ES/KJ1 are called "commands". The response signals sent from the V850ES/KJ1 to the dedicated flash programmer are called "response commands".

Figure 26-9. Communication Commands



The following shows the commands for flash memory control in the V850ES/KJ1. All of these commands are issued from the dedicated flash programmer, and the V850ES/KJ1 performs the processing corresponding to the commands.

Table 26-6. Flash Memory Control Commands

Classification	Command Name		Support		Function
		CSI00	CSI00 + HS	UART0	
Blank check	Block blank check command	0	0	0	Checks if the contents of the memory in the specified block have been correctly erased.
Erase	Chip erase command	0	0	0	Erases the contents of the entire memory.
	Block erase command	0	0	0	Erases the contents of the memory of the specified block.
Write	Write command	0	0	0	Writes the specified address range, and executes a contents verify check.
Verify	Verify command	0	0	0	Compares the contents of memory in the specified address range with data transferred from the flash programmer.
	Checksum command	0	0	0	Reads the checksum in the specified address range.
System setting, control	Silicon signature command	0	0	0	Reads silicon signature information.
	Security setting command	0	0	0	Disables the chip erase command, enables the block erase command, and disables the write command.

26.4.6 Pin connection

When performing on-board writing, mount a connector on the target system to connect to the dedicated flash programmer. Also, incorporate a function on-board to switch from the normal operation mode to the flash memory programming mode.


In the flash memory programming mode, all the pins not used for flash memory programming become the same status as that immediately after reset. Therefore, pin handling is required when the external device does not acknowledge the status immediately after a reset.

(1) FLMD0 pin

In the normal operation mode, input a voltage of Vss level to the FLMD0 pin. In the flash memory programming mode, supply a write voltage of Vpd level to the FLMD0 pin.

Because the FLMD0 pin serves as a write protection pin in the self programming mode, a voltage of V_{DD} level must be supplied to the FLMD0 pin via port control, etc., before writing to the flash memory. For details, refer to **26.5.5 (1) FLMD0 pin**.

Figure 26-10. FLMD0 Pin Connection Example



(2) FLMD1 pin

When 0 V is input to the FLMD0 pin, the FLMD1 pin does not function. When V_{DD} is supplied to the FLMD0 pin, the flash memory programming mode is entered, so 0 V must be input to the FLMD1 pin. The following shows an example of the connection of the FLMD1 pin.

Figure 26-11. FLMD1 Pin Connection Example




Table 26-7. Relationship Between FLMD0 and FLMD1 Pins and Operation Mode When Reset Is Released

FLMD0	FLMD1	Operation Mode
0	don't care	Normal operation mode
V _{DD}	0	Flash memory programming mode
V _{DD}	V _{DD}	Setting prohibited

(3) Serial interface pin

The following shows the pins used by each serial interface.

Table 26-8. Pins Used by Serial Interfaces


Serial Interface	Pins Used
UART0	TXD0, RXD0
CSI00	SO00, SI00, SCK00
CSI00 + HS	SO00, SI00, SCK00, PCM0

When connecting a dedicated flash programmer to a serial interface pin that is connected to another device on-board, care should be taken to avoid conflict of signals and malfunction of the other device.

(a) Conflict of signals

When the dedicated flash programmer (output) is connected to a serial interface pin (input) that is connected to another device (output), a conflict of signals occurs. To avoid the conflict of signals, isolate the connection to the other device or set the other device to the output high-impedance status.


Figure 26-12. Conflict of Signals (Serial Interface Input Pin)



(b) Malfunction of other device

When the dedicated flash programmer (output or input) is connected to a serial interface pin (input or output) that is connected to another device (input), the signal is output to the other device, causing the device to malfunction. To avoid this, isolate the connection to the other device.

Figure 26-13. Malfunction of Other Device



(4) RESET pin

When the reset signals of the dedicated flash programmer are connected to the RESET pin that is connected to the reset signal generator on-board, a conflict of signals occurs. To avoid the conflict of signals, isolate the connection to the reset signal generator.

When a reset signal is input from the user system in the flash memory programming mode, the programming operation will not be performed correctly. Therefore, do not input signals other than the reset signals from the dedicated flash programmer.

Dedicated flash programmer connection pin

Reset signal generator

Output pin

In the flash memory programming mode, the signal the reset signal generator outputs conflicts with the signal the dedicated flash programmer outputs. Therefore, isolate the signals on the reset signal generator side.

Figure 26-14. Conflict of Signals (RESET Pin)

(5) Port pins (including NMI)

When the system shifts to the flash memory programming mode, all the pins that are not used for flash memory programming are in the same status as that immediately after reset. If the external device connected to each port does not recognize the status of the port immediately after reset, pins require appropriate processing, such as connecting to VDD via a resistor or connecting to VSS via a resistor.

(6) Other signal pins

Connect X1, X2, XT1, XT2, and REGC in the same status as that in the normal operation mode.

(7) Power supply

Supply the same power (VDD, VSS, EVDD, EVSS, AVSS, BVDD, BVSS, AVREFO, AVREFO) as in normal operation mode.

26.5 Rewriting by Self Programming

26.5.1 Overview

The V850ES/KJ1 supports a flash macro service that allows the user program to rewrite the internal flash memory by itself. By using this interface and a self programming library that is used to rewrite the flash memory with a user application program, the flash memory can be rewritten by a user application transferred in advance to the internal RAM or external memory. Consequently, the user program can be upgraded and constant data can be rewritten in the field.

Application program

Self programming library

Flash function execution

Flash macro service

Erase, write

Flash memory

Figure 26-15. Concept of Self Programming

26.5.2 Features

(1) Secure self programming (boot swap function)

The V850ES/KJ1 supports a boot swap function that can exchange the physical memory (blocks 0 to 3) of boot area 0 with the physical memory (blocks 4 to 7) of boot area 1. By writing the start program to be rewritten to boot area 1 in advance and then swapping the physical memory, the entire area can be safely rewritten even if a power failure occurs during rewriting because the correct user program always exists in boot area 0.




Figure 26-16. Rewriting Entire Memory Area (Boot Swap)

(2) Interrupt support

Instructions cannot be fetched from the flash memory during self programming. Conventionally, therefore, a user handler written to the flash memory could not be used even if an interrupt occurred. With the V850ES/KJ1, a user handler can be registered to an entry RAM area by using a library function, so that interrupt servicing can be performed by internal RAM or external memory execution.

26.5.3 Standard self programming flow

The entire processing to rewrite the flash memory by flash self programming is illustrated below.

Flash memory manipulation Flash environment initialization processing • Disable accessing flash area • Disable setting of STOP mode Disable stopping clock Erase processing Write processing Flash information setting processing Note Internal verify processing All blocks end? Yes Boot area swapping processing Note 2 Flash environment end processing End of processing Notes 1. If a security setting is not performed, flash information setting processing does not have to be executed. 2. If boot swap is not used, flash information setting processing and boot area swap processing do not have to be executed.

Figure 26-17. Standard Self Programming Flow

26.5.4 Flash functions

Table 26-9. Flash Function List

Function Name	Outline	Support
FlashEnv	Initialization of flash control macro	V
FlashBlockErase	Erasure of only specified one block	V
FlashWordWrite	Writing from specified address	V
FlashBlockIVerify	Internal verification of specified block	V
FlashBlockBlankCheck	Blank check of specified block	V
FlashFLMDCheck	Check of FLMD pin	V
FlashGetInfo	Reading of flash information	V
FlashSetInfo	Setting of flash information	V
FlashBootSwap	Swapping of boot area	V
FlashWordRead	Reading data from specified address	V


26.5.5 Pin processing

(1) FLMD0 pin

The FLMD0 pin is used to set the operation mode when reset is released and to protect the flash memory from being written during self rewriting. It is therefore necessary to keep the voltage applied to the FLMD0 pin at 0 V when reset is released and a normal operation is executed. It is also necessary to apply a voltage of VDD level to the FLMD0 pin during the self programming mode period via port control before the memory is rewritten.

When self programming has been completed, the voltage on the FLMD0 pin must be returned to 0 V.

Figure 26-18. Mode Change Timing



26.5.6 Internal resources used

The following table lists the internal resources used for self programming. These internal resources can also be used freely for purposes other than self programming.

Table 26-10. Internal Resources Used

Resource Name	Description
Entry RAM area (internal RAM/external RAM size ^{Note})	Routines and parameters used for the flash macro service are located in this area. The entry program and default parameters are copied by calling a library initialization function.
Stack area (stack size ^{Note})	An extension of the stack used by the user is used by the library (can be used in both the internal RAM and external RAM).
Library code (code size ^{Note})	Program entity of library (can be used anywhere other than the flash memory block to be manipulated).
Application program	Executed as user application. Calls flash functions.
Maskable interrupt	Can be used in user application execution status or self programming status. To use this interrupt in the self programming status, the interrupt servicing start address must be registered in advance by a registration function.
NMI interrupt	Can be used in user application execution status or self programming status. To use this interrupt in the self programming status the interrupt servicing start address must be registered in advance by a registration function.

Note For the capacity to be used, refer to the V850 Series Flash Memory Self Programming (Single Power Supply Flash Memory) User's Manual (under preparation).

CHAPTER 27 FLASH MEMORY (TWO POWER)

The following products are the on-chip flash memory versions (two power) of the V850ES/KJ1.

POWER FLASH MEMORY VERSION), (A) GRADE PRODUCTS).

Caution There are differences in noise immunity and noise radiation between the flash memory and mask ROM versions. When pre-producing and application set with the flash memory version and then mass-producing it with the mask ROM version, be sure to conduct sufficient evaluation for the commercial samples (not engineering samples) of the mask ROM version.

For the electrical specifications related to the flash memory rewriting, refer to CHAPTER 29 ELECTRICAL SPECIFICATIONS (STANDARD PRODUCTS (MASK ROM VERSION AND TWO-

• μPD70F3217, 70F3217Y: Products with 128 KB flash memory

When an instruction is fetched from this flash memory, 4 bytes can be accessed with 1 clock, in the same manner as the mask ROM versions.

Data can be written to the flash memory with the flash memory mounted on the target system (on-board). Connect a dedicated flash programmer to the target system to write the flash memory.

The following are the assumed environments and applications of flash memory.

- O Changing software after soldering the V850ES/KJ1 onto the target system
- O Producing many variations of a product in small quantities by changing the software
- O Adjusting data when mass production is started

27.1 Features

- 4-byte/1-clock access (during instruction fetch access)
- · Erasing all areas at once
- Communication with dedicated flash programmer via serial interface
- Erase/write voltage: VPP = 10 V
- On-board programming

Remark For the differences between a two-power flash memory and single-power flash memory, refer to **Caution** in **26.1 Features**.

27.2 Writing with Flash Programmer

Data can be written to the flash memory on-board or off-board, by using a dedicated flash programmer.

(1) On-board programming

The contents of the flash memory can be rewritten after the V850ES/KJ1 has been mounted on the target system. The connectors that connect the dedicated flash programmer must be mounted on the target system.

(2) Off-board programming

Data can be written to the flash memory with a dedicated program adapter (FA series) before the V850ES/KJ1 is mounted on the target system.

Remark The FA series is a product of Naito Densei Machida Mfg. Co., Ltd.

Table 27-1. Wiring Between μ PD70F3217 and 70F3217Y, and PG-FP4

Pin Configu	ration of Fla	sh Programmer (PG-FP4)	Pin Name on	With CS	SI00-HS	With CSI00		With UART0	
Signal Name	I/O	Pin Function	FA Board	Pin Name	Pin No.	Pin Name	Pin No.	Pin Name	Pin No.
SI/RxD	Input	Receive signal	SI	P41/SO00	23	P41/SO00	23	P30/TXD0	25
SO/TxD	Output	Transmit signal	so	P40/SI00	22	P40/SI00	22	P31/RXD0	26
SCK	Output	Transfer clock	SCK	P42/SCK00	24	P42/SCK00	24	Not needed	Not needed
CLK	Output	Clock to V850ES/KJ1	X1	X1	12	X1	12	X1	12
			X2	X2 ^{Note 1}	13	X2 ^{Note 1}	13	X2 ^{Note 1}	13
/RESET	Output	Reset signal	/RESET	RESET	14	RESET	14	RESET	14
VPP	Output	Write voltage	VPP	V _{PP}	8	V _{PP}	8	V _{PP}	8
HS	Input	Handshake signal for CSI00 + HS communication	RESERVE /HS	PCS1/ CS1 ^{Note 2}	82	Not needed	Not needed	Not needed	Not needed
VDD	I/O	V _{DD} voltage	VDD	V _{DD}	9	V _{DD}	9	V _{DD}	9
		generation/voltage		BV _{DD}	104	BV _{DD}	104	BV _{DD}	104
		monitor		EV _{DD}	34	EV _{DD}	34	EV _{DD}	34
				AV _{REF0}	1	AV _{REF0}	1	AV _{REF0}	1
				AV _{REF1}	5	AV _{REF1}	5	AV _{REF1}	5
GND	-	Ground	GND	Vss	11	Vss	11	Vss	11
				AVss	2	AVss	2	AVss	2
				BVss	103	BVss	69	BVss	69
				EVss	33	EVss	33	EVss	33

Notes 1. When using the clock out of the flash programmer, connect CLK of the programmer to X1, and connect its inverse signal to X2.

2. The pin differs when it is used in a single-power flash memory.

Cautions 1. Be sure to connect the REGC pin in either of the following ways.

- Connect to GND via a 10 μ F capacitor
- Directly connect to VDD
- 2. When connecting the REGC pin to GND via a 10 μ F capacitor, the clock cannot be supplied from the CLK pin of the flash programmer.

Supply the clock by creating an oscillator on the board.




Figure 27-1. Wiring Example of V850ES/KJ1 Flash Writing Adapter (FA-144GJ-UEN)

- **Notes 1.** Be sure to connect the REGC pin in either of the following ways.
 - Connect to GND via a 10 μ F capacitor.
 - Directly connect to VDD.

When connecting the REGC pin to GND via a 10 μ F capacitor, the clock cannot be supplied from the CLK pin of the flash programmer.

Supply the clock by creating an oscillator on the board.

2. The pin differs when it is used in a single-power flash memory.

Remarks 1. Handle the pins not described above in accordance with the specified handling of unused pins (refer to 2.3 Pin I/O Circuits and Recommended Connection of Unused Pins).


When connecting to V_{DD} via a resistor, use of a resistor of 1 $k\Omega$ to 10 $k\Omega$ is recommended.

- 2. This adapter is for a 144-pin plastic LQFP (fine pitch) package.
- 3. This diagram shows the wiring when using a handshake-supporting CSI.

27.3 Programming Environment

The environment required for writing a program to the flash memory of the V850ES/KJ1 is illustrated below.

Figure 27-2. Environment for Writing Program to Flash Memory



A host machine that controls the dedicated flash programmer is necessary.

To interface between the flash programmer and the V850ES/KJ1, UART0 or CSI00 is used for manipulation such as writing and erasing. To write the flash memory off-board, a dedicated program adapter (FA series) is necessary.


27.4 Communication Mode

Communication between the dedicated flash programmer and the V850ES/KJ1 is established by serial communication via UART0 or CSI00 of the V850ES/KJ1.

(1) UART0

Transfer rate: 9600 to 153600 bps (LSB first)


Figure 27-3. Communication with Dedicated Flash Programmer (UART0)



(2) CSI00

Transfer rate: 2.4 kHz to 2.5 MHz (MSB first)


Figure 27-4. Communication with Dedicated Flash Programmer (CSI00)



(3) CSI communication mode supporting handshake

Transfer rate: 2.4 kHz to 2.5 MHz (MSB first)

Figure 27-5. Communication with Flash Programmer (CSI00 + H/S)



If the PG-FP4 is used as the flash programmer, the PG-FP4 generates the following signals for the V850ES/KJ1. For details, refer to the **PG-FP4 User's Manual (U15260E)**.

Table 27-2. Signals Generated by Dedicated Flash Programmer (PG-FP4)

PG-FP4			V850ES/KJ1	Connection	
Signal Name	I/O	Pin Function	Pin Name	CSI00	UART0
VPP	Output	Write voltage	V _{PP}	0	0
VDD ^{Note 1}	I/O	V _{DD} voltage generation	V _{DD}	0	0
GND	_	Ground	Vss	0	0
CLK	Output	Clock output to V850ES/KJ1	X1, X2 ^{Note 2}	0	0
RESET	Output	Reset signal	RESET	0	0
SI/RxD	Input	Receive signal	SO00/TXD0	0	0
SO/TxD	Output	Transmit signal	SI00/RXD0	0	0
SCK	Output	Transfer clock	SCK00	0	×
H/S	Input	Handshake signal of CSI00 + HS communication	PCS1	Δ	×

Notes 1. The PG-FP3 has a V_{DD} voltage monitoring function.

2. For off-board writing only: connect the clock output of the flash programmer to X1 and its inverse signal to X2.

Remark \bigcirc : Be sure to connect the pin.

O: The pin does not have to be connected if the signal is generated on the target board.

x: The pin does not have to be connected.

 \triangle : In handshake mode

27.5 Pin Processing

To write the flash memory on-board, connectors that connect the flash programmer must be provided on the target system. First provide a function that selects the normal operation mode or flash memory programming mode on the board.

When the flash memory programming mode is set, all the pins not used for programming the flash memory are in the same status as immediately after reset. Therefore, if the external device does not recognize the state immediately after reset, the pins must be processed as described below.

27.5.1 VPP pin

In the normal operation mode, connect the VPP pin to Vss. In the flash memory programming mode, a write voltage of 10 V is supplied to the VPP pin. An example of connection of the VPP pin is illustrated below.




Figure 27-6. Example of Connection of VPP Pin

27.5.2 Serial interface pins

The pins used by each serial interface are listed below.

Table 27-3. Pins Used by Each Serial Interface


Serial Interface	Pins Used
CSI00	SO00, SI00, SCK00
CSI00 + HS	SO00, SI00, SCK00, PCS1
UART0	TXD0, RXD0

To connect the dedicated flash programmer to the pins of a serial interface that is connected to another device on the board, care must be exercised so that signals do not collide or that the other device does not malfunction.

(1) Signal collision

If the flash programmer (output) is connected to a pin (input) of a serial interface connected to another device (output), signal collision takes place. To avoid this collision, either isolate the connection with the other device, or make the other device go into an output high-impedance state.

Figure 27-7. Signal Collision (Input Pin of Serial Interface)



(2) Malfunction of other device

If the dedicated flash programmer (output or input) is connected to a pin (input or output) of a serial interface connected to another device (input), a signal may be output to the other device, causing the device to malfunction. To avoid this malfunction, isolate the connection with the other device.

V850ES/KJ1 Flash programmer connection pin Pin Other device Input pin If the signal output by the V850ES/KJ1 in the flash memory programming mode affects the other device, isolate the signal of the other device. V850ES/KJ1 Flash programmer connection pin Pin Other device Input pin If the signal output by the flash programmer in the flash memory programming mode affects the other device, isolate the signal of the other device.

Figure 27-8. Malfunction of Other Device

27.5.3 RESET pin

If the reset signal of the flash programmer is connected to the RESET pin that is connected to the reset signal generator on the board, signal collision takes place. To prevent this collision, isolate the connection with the reset signal generator.

If the reset signal is input from the user system while the flash memory programming mode is set, the flash memory will not be correctly programmed. Do not input any signal other than the reset signal of the flash programmer.




Figure 27-9. Signal Collision (RESET Pin)

27.5.4 Port pins

When the system shifts to the flash memory programming mode, all the pins that are not used for flash memory programming are in the same status as that immediately after reset. If the external device connected to each port does not recognize the status of the port immediately after reset, pins require appropriate processing, such as connecting to V_{DD} via a resistor or connecting to V_{SS} via a resistor.

27.5.5 Other signal pins

Connect the X1, X2, XT1, XT2, and REGC pins in the same status as in the normal operation mode.

To input the operating clock from the programmer, however, connect the clock out of the programmer to X1, and its inverse signal to X2.

27.5.6 Power supply

Supply the same power as in the normal operation mode for the power supply (VDD, VSS, AVREF0, AVREF1, AVSS, BVDD, BVSS, EVDD, and EVSS).


Caution VDD of the flash programmer (PG-FP3) has a power monitor function. Be sure to connect VDD and Vss to VDD and GND of the flash programmer.

27.6 Programming Method

27.6.1 Controlling flash memory

The following figure illustrates the procedure to manipulate the flash memory.

Figure 27-10. Flash Memory Manipulation Procedure



27.6.2 Flash memory programming mode

To rewrite the contents of the flash memory by using the dedicated flash programmer, set the V850ES/KJ1 in the flash memory programming mode. To set the mode, set the VPP pin and clear the reset signal.

Change the mode by using a jumper when writing the flash memory on-board.




Figure 27-11. Flash Memory Programming Mode

27.6.3 Selecting communication mode

In the V850ES/KJ1 a communication mode is selected by inputting pulses (up to 8 pulses) to the V_{PP} pin after the flash memory programming mode is entered. These V_{PP} pulses are generated by the flash programmer.

The following table shows the relationship between the number of pulses and communication modes.

 VPP Pulse
 Communication Mode
 Remark

 0
 CSI00
 V850ES/KJ1 operates as slave with MSB first.

 3
 CSI00 + HS
 V850ES/KJ1 operates as slave with MSB first.

 8
 UARTO
 Communication rate: 9600 bps (after reset), LSB first

 Other
 RFU
 Setting prohibited


Table 27-4. Communication Modes

Caution When UART0 is selected, the receive clock is calculated based on the reset command sent from the dedicated flash programmer after the V_{PP} pulse has been received.

27.6.4 Communication commands

The V850ES/KJ1 communicates with the flash programmer by using commands. The signals sent from the flash programmer to the V850ES/KJ1 are called "commands", and the commands sent from the V850ES/KJ1 to the flash programmer are called "response commands".

Figure 27-12. Communication Commands



The flash memory control commands of the V850ES/KJ1 are listed in the table below. All these commands are issued from the programmer and the V850ES/KJ1 performs processing corresponding to the respective commands.

Table 27-5. Flash Memory Control Commands

Classification	Command Name	Function
Verify	Batch verify command	Compares the contents of the entire memory with the input data.
Erase	Batch erase command	Erases the contents of the entire memory.
Blank check	Batch blank check command	Checks the erasure status of the entire memory.
Data write	High-speed write command	Writes data by specifying the write address and number of bytes to be written, and executes a verify check.
	Successive write command	Writes data from the address following that of the high-speed write command executed immediately before, and executes a verify check.
System setting, control	Status read command	Obtains the operation status
	Oscillation frequency setting command	Sets the oscillation frequency
	Erase time setting command	Sets the erase time for batch erase
	Write time setting command	Sets the write time for writing data
	Baud rate setting command	Sets the baud rate when UART is used
	Silicon signature command	Reads the silicon signature information
	Reset command	Escapes from each status

The V850ES/KJ1 returns a response command for the command issued by the dedicated flash programmer. The response commands sent from the V850ES/KJ1 are listed below.

Table 27-6. Response Commands

Command Name	Function	
ACK	Acknowledges command/data.	
NAK	Acknowledges illegal command/data.	

CHAPTER 28 ELECTRICAL SPECIFICATIONS (SINGLE-POWER FLASH MEMORY VERSION) (TARGET)

Single-power flash memory versions are as follows.

 μ PD70F3217H, 70F3217HY, 70F3218H, 70F3218HY

Absolute Maximum Ratings ($T_A = 25$ °C) (1/2)

Parameter	Symbol	Conditions	Ratings	Unit
Supply voltage	V _{DD}	VDD = EVDD = AVREF0	-0.3 to +6.5	V
	BV _{DD}	BVdd ≤ Vdd	-0.3 to $V_{DD} + 0.3^{Note}$	V
	EV _{DD}	VDD = EVDD = AVREF0	-0.3 to +6.5	V
	AV _{REF0}	VDD = EVDD = AVREF0	-0.3 to +6.5	V
	AV _{REF1}	$AV_{REF1} \le V_{DD}$ (D/A output mode) $AV_{REF1} = AV_{REF0} = V_{DD}$ (port mode)	-0.3 to V _{DD} + 0.3 ^{Note}	V
	Vss	Vss = EVss = BVss = AVss	-0.3 to +0.3	V
	AVss	Vss = EVss = BVss = AVss	-0.3 to +0.3	V
	BVss	Vss = EVss = BVss = AVss	-0.3 to +0.3	V
	EVss	Vss = EVss = BVss = AVss	-0.3 to +0.3	V
Input voltage	Vıı	P00 to P06, P30 to P35, P38, P39, P40 to P42, P50 to P55, P60 to P613, P80, P81, P90 to P915, RESET, FLMD0	-0.3 to EV _{DD} + 0.3 ^{Note}	V
	V ₁₂	PCD0 to PCD3, PCM0 to PCM5, PCS0 to PCS7, PCT0 to PCT7, PDL0 to PDL15, PDH0 to PDH7	-0.3 to BV _{DD} + 0.3 ^{Note}	V
	Vıз	P10, P11	-0.3 to AV _{REF1} + 0.3 ^{Note}	V
	V _{I4}	P36, P37, P614, P615	-0.3 to +13 ^{Note}	V
	V _{I5}	X1, X2, XT1, XT2	-0.3 to V _{DD} + 0.3 ^{Note}	V
Analog input voltage	VIAN	P70 to P715	-0.3 to AV _{REF0} + 0.3 ^{Note}	V

Note Be sure not to exceed the absolute maximum ratings (MAX. value) of each supply voltage.

Absolute Maximum Ratings (T_A = 25°C) (2/2)

Parameter	Symbol	Conditions		Ratings	Unit
Output current, low	Іос	P00 to P06, P10, P11, P30 to P35, P40 to P42, P50 to P55, P60 to P613, P80, P81, P90 to P915, PCD0 to PCD3, PCM0 to PCM5, PCS0 to PCS7, PCT0 to PCT7, PDL0 to PDL15, PDH0 to PDH7		20	mA
		P36 to P39, P614, P615		30	mA
		P00 to P06, P30 to P39, P40 to P42	Total of all	35	mA
		P50 to P55, P60 to P615, P80, P81, P90 to P915	pins: 70 mA	35	mA
		PCD0 to PCD3, PCM0 to PCM5, PCS0 to PCS7, PCT0 to PCT7	Total of all pins:	35	mA
		PDL0 to PDL15, PDH0 to PDH7	70 mA	35	mA
Output current, high	Іон	Per pin		-10	mA
		P00 to P06, P30 to P35, P40 to P42	Total of all	-30	mA
		P50 to P55, P60 to P613, P80, P81, P90 to P915	pins: -60 mA	-30	mA
		PCD0 to PCD3, PCM0 to PCM5, PCS0 to PCS7, PCT0 to PCT7	Total of all pins:	-30	mA
		PDL0 to PDL15, PDH0 to PDH7	–60 mA	-30	mA
Operating ambient	TA	Normal operation mode		-40 to +85	°C
temperature		Flash programming mode	T.B.D.	°C	
Storage temperature	T _{stg}			-40 to +125	°C

- Cautions 1. Do not directly connect the output (or I/O) pins of IC products to each other, or to VDD, VCC, and GND. Open-drain pins or open-collector pins, however, can be directly connected to each other. Direct connection of the output pins between an IC product and an external circuit is possible, if the output pins can be set to the high-impedance state and the output timing of the external circuit is designed to avoid output conflict.
 - 2. Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded. The ratings and conditions indicated for DC characteristics and AC characteristics represent the quality assurance range during normal operation.

Capacitance (TA = 25°C, VDD = EVDD = AVREF0 = BVDD = AVREF1 = VSS = EVSS = BVSS = AVSS = 0 V)

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit	
Input capacitance	Cı	fx = 1 MHz	P70 to P715			15	pF
I/O capacitance	Сю	Unmeasured pins returned to 0 V	Note			15	pF
			P36 to P39,			20	pF
			P614, P615				

Note P00 to P06, P10, P11, P30 to P35, P40 to P42, P50 to P55, P60 to P613, P80, P81, P90 to P915, PCD0 to PCD3, PCM0 to PCM5, PCS0 to PCS7, PCT0 to PCT7, PDL0 to PDL15, PDH0 to PDH7

Remark fx: Main clock oscillation frequency


Operating Conditions

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, \ V_{DD} = \text{EV}_{DD} = \text{AV}_{\text{REF0}} = 2.7 \text{ to } 5.5 \text{ V}, \ 2.7 \text{ V} \leq \text{BV}_{DD} \leq \text{V}_{DD}, \ 2.7 \text{ V} \leq \text{AV}_{\text{REF1}} \leq \text{V}_{DD}, \ V_{SS} = \text{EV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V}, \ C_L = 50 \text{ pF})$

Parameter	Symbol		Conditions	MIN.	TYP.	MAX.	Unit
Internal system clock	fclk	In PLL mode	REGC = V _{DD} = 4.5 to 5.5 V	0.25		20	MHz
frequency			REGC = V _{DD} = 4.0 to 5.5 V	0.25		16	MHz
			REGC = Capacity, V _{DD} = 4.0 to 5.5 V	0.25		8 ^{Note}	MHz
	In clock-throug		REGC = V _{DD} = 2.7 to 5.5 V	0.25		8 ^{Note}	MHz
		In clock-through mode	REGC = V _{DD} = 4.0 to 5.5 V	0.0625		10	MHz
			REGC = Capacity, V _{DD} = 4.0 to 5.5 V	0.0625		8 ^{Note}	MHz
			REGC = V _{DD} = 2.7 to 5.5 V	0.0625		8 ^{Note}	MHz
		Operating with subclock	REGC = V _{DD} = 2.7 to 5.5 V		32.768		kHz

Note These values may change after evaluation.

Internal System Clock Frequency vs. Supply Voltage



Main Clock Oscillator Characteristics (TA = -40 to +85°C, VDD = 2.7 to 5.5 V, Vss = 0 V)

Resonator	Recommended Circuit	Parameter	r Conditions		MIN.	TYP.	MAX.	Unit
Ceramic	1	Oscillation	In PLL mode	REGC = V _{DD} = 4.5 to 5.5 V	2		5	MHz
resonator	X1 X2	frequency		REGC = V _{DD} = 4.0 to 5.5 V	2		4	MHz
		(fx) ^{Note 1}		REGC = Capacity, V _{DD} = 4.0 to 5.5 V	2		4	MHz
	7//			REGC = V _{DD} = 2.7 to 5.5 V	2		2.5	MHz
	///		Note 3	REGC = V _{DD} = 2.7 to 5.5 V	2		10	MHz
		Oscillation	After reset is re	leased		2 ¹⁵ /fx		s
	stabilization time ^{Note 2}	After STOP mo	After STOP mode is released		Note 4		s	
Crystal	Y	Oscillation	In PLL mode	REGC = V _{DD} = 4.5 to 5.5 V	2		5	MHz
resonator		frequency (fx) ^{Note 1}		REGC = V _{DD} = 4.0 to 5.5 V	2		4	MHz
				REGC = Capacity, V _{DD} = 4.0 to 5.5 V	2		4	MHz
	7//			REGC = V _{DD} = 2.7 to 5.5 V	2		2.5	MHz
	///		Note 3	REGC = V _{DD} = 2.7 to 5.5 V	2		10	MHz
		Oscillation	After reset is re	leased		215/fx		s
		stabilization time ^{Note 2}	After STOP mo	de is released		Note 4		s
External	X1 X2	X1, X2 input	In PLL mode	REGC = V _{DD} = 4.5 to 5.5 V	2		5	MHz
clock		frequency	' '	REGC = V _{DD} = 4.0 to 5.5 V	2		4	MHz
		(fx)		REGC = V _{DD} = 2.7 to 5.5 V	2		2.5	MHz
	External clock		Note 3	REGC = V _{DD} = 2.7 to 5.5 V	2		10	MHz

Notes 1. Indicates only oscillator characteristics.

- 2. Time required to stabilize the resonator after reset or STOP mode is released.
- 3. In clock-through mode
- 4. The value differs depending on the OSTS register settings.

Cautions 1. When using the main clock oscillator, wire as follows in the area enclosed by the broken lines in the above figures to avoid an adverse effect from wiring capacitance.

- Keep the wiring length as short as possible.
- Do not cross the wiring with the other signal lines.
- Do not route the wiring near a signal line through which a high fluctuating current flows.
- Always make the ground point of the oscillator capacitor the same potential as Vss.
- Do not ground the capacitor to a ground pattern through which a high current flows.
- Do not fetch signals from the oscillator.
- When the main clock is stopped and the device is operating on the subclock, wait until the oscillation stabilization time has been secured by the program before switching back to the main clock.

Subclock Oscillator Characteristics (TA = -40 to +85°C, VDD = 2.7 to 5.5 V, Vss = 0 V)

Resonator	Recommended Circuit	Parameter	Conditions	MIN.	TYP.	MAX.	Unit
Crystal resonator	XT1 XT2	Oscillation frequency (fxr) ^{Note 1}		32	32.768	35	kHz
		Oscillation stabilization time ^{Note 2}			10		s
External clock	XT1 XT2	XT1 input frequency (fxT) ^{Note 1} Duty = 50% ±5%	REGC = V _{DD}	32		35	kHz

- Notes 1. Indicates only oscillator characteristics.
 - 2. Time required from when V_{DD} reaches oscillation voltage range (2.7 V (MIN.)) to when the crystal resonator stabilizes.
- Cautions 1. When using the subclock oscillator, wire as follows in the area enclosed by the broken lines in the above figures to avoid an adverse effect from wiring capacitance.
 - · Keep the wiring length as short as possible.
 - Do not cross the wiring with the other signal lines.
 - Do not route the wiring near a signal line through which a high fluctuating current flows.
 - Always make the ground point of the oscillator capacitor the same potential as Vss.
 - Do not ground the capacitor to a ground pattern through which a high current flows.
 - Do not fetch signals from the oscillator.
 - 2. The subclock oscillator is designed as a low-amplitude circuit for reducing power consumption, and is more prone to malfunction due to noise than the main clock oscillator. Particular care is therefore required with the wiring method when the subclock is used.

PLL Characteristics ($T_A = -40 \text{ to } +85^{\circ}\text{C}$, $V_{DD} = 2.7 \text{ to } 5.5 \text{ V}$, $V_{SS} = 0 \text{ V}$)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Input frequency	fx		2		5	MHz
Output frequency	fxx		8		20	MHz
Lock time	t PLL	After V _{DD} reaches 2.7 V (MIN.)			200	μS

DC Characteristics $(T_A = -40 \text{ to } +85^{\circ}\text{C}, \ V_{DD} = \text{EV}_{DD} = \text{AV}_{\text{REF0}} = 2.7 \text{ to } 5.5 \text{ V}, \ 2.7 \text{ V} \leq \text{BV}_{DD} \leq \text{V}_{DD}, \ 2.7 \text{ V} \leq \text{AV}_{\text{REF1}} \leq \text{V}_{DD}, \ \text{Vss} = \text{EV}_{\text{SS}} = \text{BV}_{\text{SS}} = \text{BV}_{\text{SS$

AVss = 0 V) (1/5)

Parameter	Symbol	Condition	ons	MAX.	Unit
Output current, high	І он1	Per pin for P00 to P06, P10, P P42, P50 to P55, P60 to P613,		-5.0	mA
		Total of P00 to P06, P30 to	EV _{DD} = 4.0 to 5.5 V	-30	mA
		P35, P40 to P42	EV _{DD} = 2.7 to 5.5 V	-15	mA
		Total of P50 to P55, P60 to	EV _{DD} = 4.0 to 5.5 V	-30	mA
		P613, P80, P81, P90 to P915	EV _{DD} = 2.7 to 5.5 V	-15	mA
	1он2	Per pin for PCD0 to PCD3, PC PCS7, PCT0 to PCT7, PDH0 to	,	-5.0	mA
		Total of PCD0 to PCD3,	BV _{DD} = 4.0 to 5.5 V	-30	mA
		PCM0 to PCM5, PCS0 to PCS7, PCT0 to PCT7	BV _{DD} = 2.7 to 5.5 V	-15	mA
		Total of PDL0 to PDL15,	BV _{DD} = 4.0 to 5.5 V	-30	mA
		PDH0 to PDH7	BV _{DD} = 2.7 to 5.5 V	-15	mA
Output current, low	lo _{L1}	Per pin for P00 to P06, P10, P P42, P50 to P55, P60 to P613,	10	mA	
		Per pin for P36 to P39	EV _{DD} = 4.0 to 5.5 V	15	mA
			EV _{DD} = 2.7 to 5.5 V	8	mA
		Per pin for P614, P615	EV _{DD} = 4.0 to 5.5 V	10	mA
			EV _{DD} = 2.7 to 5.5 V	5	mA
		Total of P00 to P06, P30 to P3	7, P40 to P42	30	mA
		Total of P38, P39, P50 to P55, P90 to P915	P60 to P615, P80, P81,	30	mA
	lol2	Per pin for PCD0 to PCD3, PC PCS7, PCT0 to PCT7, PDH0 to		10	mA
		Total of PCD0 to PCD3, PCM0 PCS7, PCT0 to PCT7	to PCM5, PCS0 to	30	mA
		Total of PDL0 to PDL15, PDH0) to PDH7	30	mA

DC Characteristics

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, V_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 2.7 \text{ to } 5.5 \text{ V}, 2.7 \text{ V} \le \text{BV}_{DD} \le \text{V}_{DD}, 2.7 \text{ V} \le \text{AV}_{REF1} \le \text{V}_{DD}, V_{SS} = \text{EV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V})$ (2/5)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Input voltage, high	V _{IH1}	Note 1	0.7EV _{DD}		EV _{DD}	V
	V _{IH2}	Note 2	0.8EV _{DD}		EV _{DD}	V
	VIH3	Note 3	0.7BV _{DD}		BV _{DD}	V
	V _{IH4}	P70 to P715	0.7AVREF0		AV _{REF0}	V
	V _{IH5}	P10, P11 ^{Note 4}	0.7AVREF1		AV _{REF1}	V
	V _{IH6}	P36, P37, P614, P615	0.7EV _{DD}		12	V
	V _{IH7}	X1, X2, XT1, XT2	V _{DD} - 0.5		V _{DD}	V
Input voltage, low	VIL1	Note 1	EVss		0.3EV _{DD}	V
	V _{IL2}	Note 2	EVss		0.2EV _{DD}	V
	V _{IL3}	Note 3	BVss		0.3BV _{DD}	V
	VIL4	P70 to P715	AVss		0.3AVREFO	V
	V _{IL5}	P10, P11 ^{Note 4}	AVss		0.3AVREF1	V
	VIL6	P36, P37, P614, P615	EVss	_	0.3EV _{DD}	V
	VIL7	X1, X2, XT1, XT2	Vss		0.4	V

Notes 1. P00, P01, P30, P41, P60 to P65, P67, P611, P98, P911 and their alternate-function pins.

- **2.** RESET, P02 to P06, P31 to P35, P38, P39, P40, P42, P50 to P55, P66, P68 to P610, P612, P613, P80, P81, P90 to P97, P99, P910, P912 to P915 and their alternate-function pins.
- **3.** PCD0 to PCD3, PCM0 to PCM5, PCS0 to PCS7, PCT0 to PCT7, PDL0 to PDL15, PDH0 to PDH7 and their alternate-function pins.
- **4.** When used as port pins, set AVREF1 = AVREF0 = VDD.

DC Characteristics

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, V_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 2.7 \text{ to } 5.5 \text{ V}, 2.7 \text{ V} \le \text{BV}_{DD} \le \text{V}_{DD}, 2.7 \text{ V} \le \text{AV}_{REF1} \le \text{V}_{DD}, V_{SS} = \text{EV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V})$

Parameter	Symbol	C	conditions	MIN.	TYP.	MAX.	Unit
Output voltage, high	V _{OH1}	Note 1	$I_{OH} = -2.0 \text{ mA},$ $EV_{DD} = 4.0 \text{ to } 5.5 \text{ V}$	EV _{DD} – 1.0		EV _{DD}	V
		Note 2	$I_{OH} = -0.1 \text{ mA},$ $EV_{DD} = 2.7 \text{ to } 5.5 \text{ V}$	EV _{DD} - 0.5		EV _{DD}	V
	V _{OH2}	Note 3	$I_{OH} = -2.0 \text{ mA},$ $BV_{DD} = 4.0 \text{ to } 5.5 \text{ V}$	BV _{DD} – 1.0		BV _{DD}	V
		Note 4	$I_{OH} = -0.1 \text{ mA},$ $BV_{DD} = 2.7 \text{ to } 5.5 \text{ V}$	BV _{DD} - 0.5		BV _{DD}	V
	Vонз	P10, P11 ^{Note 5}	Iон = −2.0 mA	AVREF1 - 1.0		AV _{REF1}	V
			Iон = −0.1 mA	AVREF1 - 0.5		AV _{REF1}	V
Output voltage, low	V _{OL1}	Note 6	IoL = 2.0 mA ^{Note 7}	0		0.8	V
	V _{OL2}	Note 8	IoL = 2.0 mA	0		0.8	V
	Vol3	P10, P11 ^{Note 5}	IoL = 2.0 mA	0		0.8	V
	V _{OL4}	P36 to P39	IoL = 15 mA, EVDD = 4.0 to 5.5 V	0		2.0	V
			IoL = 8 mA, EVDD = 3.0 to 5.5 V	0		1.0	V
			IoL = 5 mA, EVDD = 2.7 to 5.5 V	0		1.0	V
	V _{OL5}	P614, P615	IoL = 10 mA, EVDD = 4.0 to 5.5 V	0		2.0	V
			IoL = 5 mA, EVDD = 2.7 to 5.5 V	0		1.0	V
Input leakage current, high	Інн	VIN = VDD				3.0	μА
Input leakage current, low	ILIL	Vin = 0 V				-3.0	μΑ
Output leakage current, high	Ісон	Vo = V _{DD}				3.0	μА
Output leakage current, low	ILOL	Vo = 0 V	Vo = 0 V			-3.0	μΑ
Pull-up resistor	R∟	VIN = 0 V		10	30	100	kΩ

- Notes 1. Total of P00 to P06, P30 to P35, P40 to P42 and their alternate-function pins: $I_{OH} = -30$ mA, total of P50 to P55, P60 to P613, P80, P81, P90 to P915 and their alternate-function pins: $I_{OH} = -30$ mA.
 - **2.** Total of P00 to P06, P30 to P35, P40 to P42 and their alternate-function pins: $I_{OH} = -15$ mA, total of P50 to P55, P60 to P613, P80, P81, P90 to P915 and their alternate-function pins: $I_{OH} = -15$ mA.
 - **3.** Total of PCD0 to PCD3, PCM0 to PCM5, PCS0 to PCS7, PCT0 to PCT7: loh = -30 mA, total of PDH0 to PDH7, PDL0 to PDL15 and their alternate-function pins: loh = -30 mA.
 - **4.** Total of PCD0 to PCD3, PCM0 to PCM5, PCS0 to PCS7, PCT0 to PCT7: loh = -15 mA, total of PDH0 to PDH7, PDL0 to PDL15 and their alternate-function pins: loh = -15 mA.
 - **5.** When used as port pins, set $AV_{REF1} = AV_{REF0} = V_{DD}$.
 - **6.** Total of P00 to P06, P30 to P37, P40 to P42 and their alternate-function pins: IoL = 30 mA, total of P38, P39, P50 to P55, P60 to P615, P80, P81, P90 to P915 and their alternate-function pins: IoL = 30 mA.
 - **7.** Refer to IoL1 for IoL of P36 to P39, P614, and P615.
 - **8.** Total of PCD0 to PCD3, PCM0 to PCM5, PCS0 to PCS7, PCT0 to PCT7 and their alternate-function pins: IoL = 30 mA, total of PDH0 to PDH7, PDL0 to PDL15 and their alternate-function pins: IoL = 30 mA.

DC Characteristics $(T_{A} = -40 \text{ to } +85^{\circ}\text{C}, \ V_{DD} = \text{EV}_{DD} = \text{AV}_{\text{REF0}} = 2.7 \text{ to } 5.5 \text{ V}, \ 2.7 \text{ V} \leq \text{BV}_{DD} \leq \text{V}_{DD}, \ 2.7 \text{ V} \leq \text{AV}_{\text{REF1}} \leq \text{V}_{DD}, \ \text{Vss} = \text{EV}_{\text{SS}} = \text{BV}_{\text{SS}} = \text{BV}_{\text{$

AVss = 0 V) (4/5)

Parameter	Symbol		Conditions	MIN.	TYP.	MAX.	Unit
Supply current ^{Note} (µPD70F3218H, 70F3218HY)	I _{DD1}	Normal operation	$f_{XX} = 20 \text{ MHz } (f_X = 5 \text{ MHz})$ (in PLL mode) REGC = V _{DD} = 5 V ±10%		55	75	mA
			fxx = T.B.D. (in clock-through mode) REGC = V_{DD} = 3 V ±10%		T.B.D.	T.B.D.	mA
	I _{DD2}	HALT mode	fxx = 20 MHz (fx = 5 MHz) (in PLL mode) REGC = V_{DD} = 5 V ±10%		29	43	mA
			fxx = T.B.D. (in clock-through mode) REGC = V_{DD} = 3 V ±10%		T.B.D.	T.B.D.	mA
	I _{DD3}	IDLE mode	fx = 5 MHz (when PLL mode off) REGC = V_{DD} = 5 V ±10%		2.1	3.3	mA
			fx = T.B.D. (in clock-through mode) REGC = $V_{DD} = 3 V \pm 10\%$		T.B.D.	T.B.D.	mA
	I _{DD4}	Subclock operating mode	fxt = 32.768 kHz Main clock stopped		250	420	μА
	I _{DD5}	Subclock IDLE mode	fxt = 32.768 kHz Main clock stopped, watch timer operating		20	75	μA
	I _{DD6}	STOP mode	Subclock operating		15	60	μА
			Subclock stopped (XT1 = Vss, when PSMR.XTSTP bit = 1)		0.1	30	μΑ
	I _{DD7}	Flash memory erase/write	fxx = 20 MHz (fx = 5 MHz) (in PLL mode) REGC = V_{DD} = 5 V ±10%		65	90	mA
			fxx = T.B.D. (in clock-through mode) REGC = Vpp = 3 V ±10%		T.B.D.	T.B.D.	mA

Note Total current of VDD, EVDD, and BVDD (all ports stopped). AVREFO is not included.

Remark fxx: Main clock frequency

fx: Main clock oscillation frequency

fxT: Subclock frequency

DC Characteristics

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, V_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 2.7 \text{ to } 5.5 \text{ V}, 2.7 \text{ V} \le \text{BV}_{DD} \le \text{V}_{DD}, 2.7 \text{ V} \le \text{AV}_{REF1} \le \text{V}_{DD}, V_{SS} = \text{EV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V})$ (5/5)

Parameter	Symbol		Conditions	MIN.	TYP.	MAX.	Unit
Supply current ^{Note} (μPD70F3217H, 70F3217HY)	I _{DD1}	Normal operation	fxx = 20 MHz (fx = 5 MHz) (in PLL mode) REGC = V_{DD} = 5 V ±10%		51	70	mA
			fxx = T.B.D. (in clock-through mode) REGC = V_{DD} = 3 V ±10%		T.B.D.	T.B.D.	mA
	I _{DD2}	HALT mode	fxx = 20 MHz (fx = 5 MHz) (in PLL mode) REGC = V _{DD} = 5 V ±10%		25	38	mA
			fxx = T.B.D. (in clock-through mode) REGC = V _{DD} = 3 V ±10%		T.B.D.	T.B.D.	mA
	I _{DD3}	IDLE mode	fx = 5 MHz (when PLL mode off) REGC = $V_{DD} = 5 \text{ V} \pm 10\%$		1.8	2.9	mA
		f ($f_X = T.B.D.$ (in clock-through mode) REGC = $V_{DD} = 3 V \pm 10\%$		T.B.D.	T.B.D.	mA
	I _{DD4}	Subclock operating mode	fxt = 32.768 kHz Main clock stopped		240	400	μА
	I _{DD5}	Subclock IDLE mode	fxt = 32.768 kHz Main clock stopped, watch timer operating		20	75	μΑ
	I _{DD6}	STOP mode	Subclock operating		15	60	μА
			Subclock stopped (XT1 = Vss, when PSMR.XTSTP bit = 1)		0.1	30	μΑ
	I _{DD7}	Flash memory erase/write	fxx = 20 MHz (fx = 5 MHz) (in PLL mode) REGC = V _{DD} = 5 V ±10%		61	85	mA
			fxx = T.B.D. (in clock-through mode) REGC = VDD = 3 V ±10%		T.B.D.	T.B.D.	mA

Note Total current of VDD, EVDD, and BVDD (all ports stopped). AVREFO is not included.

Remark fxx: Main clock frequency

fx: Main clock oscillation frequency


fxt: Subclock frequency

Data Retention Characteristics

STOP Mode ($T_A = -40 \text{ to } +85^{\circ}\text{C}$)


Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Data retention voltage	V _{DDDR}	STOP mode	2.0		5.5	V
STOP release signal input time	t DREL		0			μS

Caution Shifting to STOP mode and restoring from STOP mode must be performed within the rated operating range.




AC Characteristics


AC Test Input Measurement Points (VDD, AVREFO, EVDD, BVDD)



AC Test Output Measurement Points



Load Conditions




Caution If the load capacitance exceeds 50 pF due to the circuit configuration, bring the load capacitance of the device to 50 pF or less by inserting a buffer or by some other means.

CLKOUT Output Timing

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, \ V_{DD} = \text{EV}_{DD} = \text{AV}_{\text{REF0}} = 2.7 \text{ to } 5.5 \text{ V}, \ 2.7 \text{ V} \leq \text{BV}_{DD} \leq \text{V}_{DD}, \ 2.7 \text{ V} \leq \text{AV}_{\text{REF1}} \leq \text{V}_{DD}, \ V_{SS} = \text{EV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V}, \ C_L = 50 \text{ pF})$

Parameter	Symbol		Conditions	MIN.	MAX.	Unit
Output cycle	t cyk	<1>		50 ns	30.6 <i>μ</i> s	
High-level width	twкн	<2>	V _{DD} = 4.0 to 5.5 V	tсук/2 – 17		ns
			V _{DD} = 2.7 to 5.5 V	tсук/2 – 26		ns
Low-level width	twkl	<3>	V _{DD} = 4.0 to 5.5 V	tсүк/2 – 17		ns
			V _{DD} = 2.7 to 5.5 V	tсук/2 – 26		ns
Rise time	t kr	<4>	V _{DD} = 4.0 to 5.5 V		17	ns
			V _{DD} = 2.7 to 5.5 V		26	ns
Fall time	t KF	<5>	V _{DD} = 4.0 to 5.5 V		17	ns
			V _{DD} = 2.7 to 5.5 V		26	ns

Clock Timing



Bus Timing

(1) In multiplex bus mode

(a) Read/write cycle (CLKOUT asynchronous)

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, \ V_{DD} = \text{EV}_{DD} = \text{AV}_{\text{REF0}} = 4.0 \text{ to } 5.5 \text{ V}, \ 4.0 \text{ V} \leq \text{BV}_{DD} \leq \text{V}_{DD}, \ 4.0 \text{ V} \leq \text{AV}_{\text{REF1}} \leq \text{V}_{DD}, \ \text{V}_{\text{SS}} = \text{EV}_{\text{SS}} = \text{BV}_{\text{SS}} = \text{AV}_{\text{SS}} = 0 \text{ V}, \ C_L = 50 \text{ pF}) \ (1/2)$

Parameter	Symbol		Conditions	MIN.	MAX.	Unit
Address setup time (to ASTB↓)	t sast	<6>		(0.5 + tasw)T - 23		ns
Address hold time (from ASTB↓)	t HSTA	<7>		(0.5 + tasw)T - 15		ns
Delay time from RD↓ to address float	t frda	<8>			16	ns
Data input setup time from address	t said	<9>			(2 + n + tasw + tahw)T - 40	ns
Data input setup time from $\overline{RD} \downarrow$	tsrid	<10>			(1 + n + tasw + tahw)T - 25	ns
Delay time from ASTB↓ to RD, WRm↓	tostrowr	<11>		(0.5 + tahw)T - 20		ns
Data input hold time (from RD↑)	thrdid	<12>		0		ns
Address output time from RD↑	t drda	<13>		(1 + i)T – 16		ns
Delay time from RD, WRm↑ to ASTB↑	t DRDWRST	<14>		0.5T – 10		ns
Delay time from RD↑ to ASTB↓	tdrdst	<15>		(1.5 + i + tasw)T - 10		ns
RD, WRm low-level width	twrdwrl	<16>		(1 + n)T – 10		ns
ASTB high-level width	twsтн	<17>		(1 + tasw)T - 25		ns
Data output time from WRm↓	t dwrod	<18>			20	ns
Data output setup time (to WRm1)	tsodwr	<19>		(1 + n)T – 25		ns
Data output hold time (from WRm↑)	thwrod	<20>		T – 15		ns
WAIT setup time (to address)	tsawt1	<21>	n ≥ 1		(1.5 + tasw + tahw)T - 45	ns
	tsawt2	<22>			(1.5 + n + tasw + tahw)T - 45	ns
WAIT hold time (from address)	thawt1	<23>	n ≥ 1	(0.5 + n + tasw + tahw)T		ns
	thawt2	<24>		(1.5 + n + tasw + tahw)T		ns
WAIT setup time (to ASTB↓)	tsstwt1	<25>	n ≥ 1		(1 + tahw)T - 32	ns
	tsstwt2	<26>			(1 + n + tанw)T – 32	ns
WAIT hold time (from ASTB↓)	thstwt1	<27>	n ≥ 1	(n + tahw)T		ns
	thstwt2	<28>		(1 + n + tahw)T		ns

Remarks 1. tasw: Number of address setup wait clocks

tahw: Number of address hold wait clocks

- 2. T = 1/fcpu (fcpu: CPU operating clock frequency)
- **3.** n: Number of wait clocks inserted in the bus cycle

 The sampling timing changes when a programmable wait is inserted.
- **4.** m = 0, 1
- 5. i: Number of idle states inserted after a read cycle (0 or 1)
- 6. The values in the above specifications are values for when clocks with a 1:1 duty ratio are input from X1.

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, \ V_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 2.7 \text{ to } 5.5 \text{ V}, \ 2.7 \text{ V} \le \text{BV}_{DD} \le \text{V}_{DD}, \ 2.7 \text{ V} \le \text{AV}_{REF1} \le \text{V}_{DD}, \ \text{Vss} = \text{EV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V}, \ C_L = 50 \text{ pF}) (2/2)$

Parameter	Symb	ol	Conditions	MIN.	MAX.	Unit
Address setup time (to ASTB↓)	t sast	<6>		(0.5 + tasw)T - 42		ns
Address hold time (from ASTB↓)	t hsta	<7>		(0.5 + tasw)T - 30		ns
Delay time from RD↓ to address float	t frda	<8>			32	ns
Data input setup time from address	tsaid	<9>			(2 + n + tasw + tahw)T - 72	ns
Data input setup time from RD↓	tsrid	<10>			(1 + n + tasw + tahw)T - 40	ns
Delay time from ASTB↓ to RD, WRm↓	t dstrdwr	<11>		(0.5 + tahw)T - 35		ns
Data input hold time (from RD↑)	t HRDID	<12>		0		ns
Address output time from RD↑	t drda	<13>		(1 + i)T - 32		ns
Delay time from RD, WRm↑ to ASTB↑	t DRDWRST	<14>		0.5T – 20		ns
Delay time from RD↑ to ASTB↓	t DRDST	<15>		(1.5 + i + tasw)T - 20		ns
RD, WRm low-level width	twrdwrl	<16>		(1 + n)T - 20		ns
ASTB high-level width	twsтн	<17>		(1 + tasw)T - 50		ns
Data output time from WRm↓	t dwrod	<18>			35	ns
Data output setup time (to WRm↑)	tsodwr	<19>		(1 + n)T - 40		ns
Data output hold time (from WRm↑)	t HWROD	<20>		T – 30		ns
WAIT setup time (to address)	tsawt1	<21>	n ≥ 1		(1.5 + tasw + tahw)T - 80	ns
	tsawt2	<22>			(1.5 + n + tasw + tahw)T - 80	ns
WAIT hold time (from address)	t HAWT1	<23>	n ≥ 1	(0.5 + n + tasw + tahw)T		ns
	t HAWT2	<24>		(1.5 + n + tasw + tahw)T		ns
WAIT setup time (to ASTB↓)	tsstwt1	<25>	n ≥ 1		(1 + tahw)T – 60	ns
	tsstwt2	<26>			(1 + n + tahw)T - 60	ns
WAIT hold time (from ASTB↓)	t HSTWT1	<27>	n ≥ 1	(n + tahw)T		ns
	t HSTWT2	<28>		(1 + n + tahw)T		ns

Caution Set the following in accordance with the usage conditions of the CPU operating clock frequency (k = 0 to 3).

• 70 ns < 1/fcpu < 84 ns

Set an address setup wait (AWC.ASWk bit = 1).

• 62.5 ns < 1/fcpu < 70 ns

Set an address setup wait (ASWk bit = 1) and address hold wait (AWC.AHWk bit = 1).


Remarks 1. tasw: Number of address setup wait clocks

tahw: Number of address hold wait clocks


- **2.** T = 1/fcpu (fcpu: CPU operating clock frequency)
- **3.** n: Number of wait clocks inserted in the bus cycle

 The sampling timing changes when a programmable wait is inserted.
- **4.** m = 0, 1
- 5. i: Number of idle states inserted after a read cycle (0 or 1)
- 6. The values in the above specifications are values for when clocks with a 1:1 duty ratio are input from X1.

Read Cycle (CLKOUT Asynchronous): In Multiplex Bus Mode



Write Cycle (CLKOUT Asynchronous): In Multiplex Bus Mode



(b) Read/write cycle (CLKOUT synchronous): In multiplex bus mode

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, \ V_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 4.0 \text{ to } 5.5 \text{ V}, \ 4.0 \text{ V} \leq \text{BV}_{DD} \leq \text{V}_{DD}, \ 4.0 \text{ V} \leq \text{AV}_{REF1} \leq \text{V}_{DD}, \ \text{Vss} = \text{EV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V}, \ C_L = 50 \text{ pF}) \ (1/2)$

Parameter	Sym	bol	Conditions	MIN.	MAX.	Unit
Delay time from CLKOUT↑ to address	t dka	<29>		0	19	ns
Delay time from CLKOUT↑ to address float	t fka	<30>		0	14	ns
Delay time from CLKOUT↓ to ASTB	t DKST	<31>		0	23	ns
Delay time from CLKOUT↑ to RD, WRm	t dkrdwr	<32>		-22	0	ns
Data input setup time (to CLKOUT↑)	tsidk	<33>		15		ns
Data input hold time (from CLKOUT [↑])	t HKID	<34>		0		ns
Data output delay time from CLKOUT↑	t DKOD	<35>			19	ns
WAIT setup time (to CLKOUT↓)	t swtk	<36>		15		ns
WAIT hold time (from CLKOUT↓)	tнкwт	<37>		0		ns

Remarks 1. m = 0, 1

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, \ V_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 2.7 \text{ to } 5.5 \text{ V}, \ 2.7 \text{ V} \le \text{BV}_{DD} \le \text{V}_{DD}, \ 2.7 \text{ V} \le \text{AV}_{REF1} \le \text{V}_{DD}, \ \text{Vss} = \text{EV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V}, \ C_L = 50 \text{ pF}) \ (2/2)$


Parameter	Symbol		Conditions	MIN.	MAX.	Unit
Delay time from CLKOUT↑ to address	t dka	<29>		0	19	ns
Delay time from CLKOUT↑ to address	t fka	<30>		0	18	ns
float						
Delay time from CLKOUT↓ to ASTB	t DKST	<31>		0	55	ns
Delay time from CLKOUT↑ to RD, WRm	t dkrdwr	<32>		-22	0	ns
Data input setup time (to CLKOUT↑)	tsidk	<33>		30		ns
Data input hold time (from CLKOUT [↑])	t HKID	<34>		0		ns
Data output delay time from CLKOUT↑	t DKOD	<35>			19	ns
WAIT setup time (to CLKOUT↓)	t swrk	<36>		25		ns
WAIT hold time (from CLKOUT↓)	t нкwт	<37>		0		ns

Remarks 1. m = 0, 1


^{2.} The values in the above specifications are values for when clocks with a 1:1 duty ratio are input from X1.

^{2.} The values in the above specifications are values for when clocks with a 1:1 duty ratio are input from X1.

Read Cycle (CLKOUT Synchronous): In Multiplex Bus Mode



Write Cycle (CLKOUT Synchronous): In Multiplex Bus Mode



(2) In separate bus mode

(a) Read cycle (CLKOUT asynchronous): In separate bus mode

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, \ V_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 4.0 \text{ to } 5.5 \text{ V}, \ 4.0 \text{ V} \le \text{BV}_{DD} \le \text{V}_{DD}, \ 4.0 \text{ V} \le \text{AV}_{REF1} \le \text{V}_{DD}, \ \text{Vss} = \text{EV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V}, \ C_L = 50 \text{ pF}) \ (1/2)$

Parameter	Symb	ol	Conditions	MIN.	MAX.	Unit
Address setup time (to \overline{RD} ↓)	tsard	<38>		(0.5 + tasw)T - 50		ns
Address hold time (from RD↑)	t hard	<39>		i – 13		ns
RD low-level width	twrdl	<40>		(1.5 + n + tанw)T – 15		ns
Data setup time (to RD↑)	tsisp	<41>		30		ns
Data hold time (from RD↑)	thisd	<42>		0		ns
Data setup time (to address)	tsaid	<43>			(2 + n + tasw + tahw)T - 65	ns
$\overline{\text{WAIT}}$ setup time (to $\overline{\text{RD}}\downarrow$)	tsrdwt1	<44>			(0.5 + tahw)T - 32	ns
	tsrdwt2	<45>			(0.5 + n + tанw)T – 32	ns
$\overline{\text{WAIT}}$ hold time (from $\overline{\text{RD}}\downarrow$)	thrdwt1	<46>		(n – 0.5 + tahw)T		ns
	thrdwt2	<47>		(n + 0.5 + tahw)T		ns
WAIT setup time (to address)	tsawt1	<48>			(1 + tasw + tahw)T - 65	ns
	tsawt2	<49>			(1 + n + tasw + tahw)T - 65	ns
WAIT hold time (from address)	thawt1	<50>		(n + tasw + tahw)T		ns
	t HAWT2	<51>		(1 + n + tasw + tahw)T		ns

Caution Set the following in accordance with the usage conditions of the CPU operating clock frequency (k = 0 to 3).

• 1/fcpu < 100 ns

Set an address setup wait (ASWk bit = 1).

Remarks 1. tasw: Number of address setup wait clocks

tahw: Number of address hold wait clocks

- 2. T = 1/fcpu (fcpu: CPU operating clock frequency)
- n: Number of wait clocks inserted in the bus cycleThe sampling timing changes when a programmable wait is inserted
- **4.** i: Number of idle states inserted after a read cycle (0 or 1)
- 5. The values in the above specifications are values for when clocks with a 1:1 duty ratio are input from X1.

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, \ V_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 2.7 \text{ to } 5.5 \text{ V}, \ 2.7 \text{ V} \le \text{BV}_{DD} \le \text{V}_{DD}, \ 2.7 \text{ V} \le \text{AV}_{REF1} \le \text{V}_{DD}, \ \text{Vss} = \text{EV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V}, \ C_L = 50 \text{ pF}) (2/2)$

Parameter	Symb	ol	Conditions	MIN.	MAX.	Unit
Address setup time (to \overline{RD} ↓)	tsard	<38>		(0.5 + tasw)T - 100		ns
Address hold time (from RD↑)	thard	<39>		i – 26		ns
RD low-level width	twrdl	<40>		(1.5 + n + tahw)T – 30		ns
Data setup time (to RD↑)	tsisd	<41>		60		ns
Data hold time (from RD↑)	thisp	<42>		0		ns
Data setup time (to address)	tsaid	<43>			(2 + n + tasw + tahw)T – 120	ns
WAIT setup time (to RD↓)	tsrdwt1	<44>			(0.5 + tahw)T - 50	ns
	tsrdwt2	<45>			(0.5 + n + tанw)T – 50	ns
$\overline{\text{WAIT}}$ hold time (from $\overline{\text{RD}} \downarrow$)	thrdwt1	<46>		(n – 0.5 + tанw)Т		ns
	thrdwt2	<47>		(n + 0.5 + tahw)T		ns
WAIT setup time (to address)	tsawt1	<48>			(1 + tasw + tahw)T - 130	ns
	tsawt2	<49>			(1 + n + tasw + tahw)T – 130	ns
WAIT hold time (from address)	thawt1	<50>		(n + tasw + tahw)T		ns
	tHAWT2	<51>		(1 + n + tasw + tahw)T		ns

Caution Set the following in accordance with the usage conditions of the CPU operating clock frequency (k = 0 to 3).

• 1/fcpu < 200 ns

Set an address setup wait (ASWk bit = 1).

Remarks 1. tasw: Number of address setup wait clocks


tahw: Number of address hold wait clocks

- **2.** T = 1/fcpu (fcpu: CPU operating clock frequency)
- 3. n: Number of wait clocks inserted in the bus cycle

The sampling timing changes when a programmable wait is inserted.

- **4.** i: Number of idle states inserted after a read cycle (0 or 1)
- 5. The values in the above specifications are values for when clocks with a 1:1 duty ratio are input from X1.

Read Cycle (CLKOUT Asynchronous): In Separate Bus Mode



(b) Write cycle (CLKOUT asynchronous): In separate bus mode

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, \ V_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 4.0 \text{ to } 5.5 \text{ V}, \ 4.0 \text{ V} \leq \text{BV}_{DD} \leq \text{V}_{DD}, \ 4.0 \text{ V} \leq \text{AV}_{REF1} \leq \text{V}_{DD}, \ \text{Vss} = \text{EV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V}, \ C_L = 50 \text{ pF}) \ (1/2)$

Parameter	Symb	ol	Conditions	MIN.	MAX.	Unit
Address setup time (to WRm↓)	tsawr	<52>		(1 + tasw + tahw)T - 60		ns
Address hold time (from WRm↑)	thawr	<53>		0.5T – 10		ns
WRm low-level width	twwrl	<54>		(0.5 + n)T – 10		ns
Data output time from WRm↓	toosow	<55>		-5		ns
Data setup time (to WRm↑)	tsospw	<56>		(0.5 + n)T – 20		ns
Data hold time (from WRm↑)	thospw	<57>		0.5T – 20		ns
Data setup time (to address)	tsaod	<58>		(1 + tasw + tahw)T - 30		ns
WAIT setup time (to WRm↓)	tswrwT1	<59>		30		ns
	tswrwt2	<60>			nT – 30	ns
WAIT hold time (from WRm↓)	thwrwT1	<61>		0		ns
	thwrwt2	<62>		nT		ns
WAIT setup time (to address)	tsawt1	<63>			(1 + tasw + tahw)T - 45	ns
	tsawt2	<64>			(1 + n + tasw + tahw)T - 45	ns
WAIT hold time (from address)	t HAWT1	<65>		(n + tasw + tahw)T		ns
	t HAWT2	<66>		(1 + n + tasw + tahw)T		ns

Caution Set the following in accordance with the usage conditions of the CPU operating clock frequency (k = 0 to 3).

• 1/fcpu < 60 ns

Set an address setup wait (ASWk bit = 1).

Remarks 1. m = 0, 1

2. tasw: Number of address setup wait clocks

tahw: Number of address hold wait clocks

- **3.** T = 1/fcpu (fcpu: CPU operating clock frequency)
- **4.** n: Number of wait clocks inserted in the bus cycle

 The sampling timing changes when a programmable wait is inserted.
- 5. The values in the above specifications are values for when clocks with a 1:1 duty ratio are input from X1.

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, \ V_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 2.7 \text{ to } 5.5 \text{ V}, \ 2.7 \text{ V} \le \text{BV}_{DD} \le \text{V}_{DD}, \ 2.7 \text{ V} \le \text{AV}_{REF1} \le \text{V}_{DD}, \ V_{SS} = \text{EV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V}, \ C_L = 50 \text{ pF}) (2/2)$

Parameter	Symbo	ol	Conditions	MIN.	MAX.	Unit
Address setup time (to WRm↓)	t sawr	<52>		(1 + tasw + tahw)T - 100		ns
Address hold time (from WRm↑)	t hawr	<53>		0.5T – 10		ns
WRm low-level width	twwrl	<54>		(0.5 + n)T – 10		ns
Data output time from WRm↓	toosow	<55>		-5		ns
Data setup time (to WRm↑)	tsosow	<56>		(0.5 + n)T – 35		ns
Data hold time (from WRm↑)	thospw	<57>		0.5T – 35		ns
Data setup time (to address)	tsaod	<58>		(1 + tasw + tahw)T - 55		ns
WAIT setup time (to WRm↓)	tswrwt1	<59>		50		ns
	tswrwt2	<60>			nT – 50	ns
WAIT hold time (from WRm↓)	t HWRWT1	<61>		0		ns
	thwrwt2	<62>		nT		ns
WAIT setup time (to address)	tsawt1	<63>			(1 + tasw + tahw)T - 100	ns
	tsawt2	<64>			(1 + n + tasw + tahw)T - 100	ns
WAIT hold time (from address)	t HAWT1	<65>		(n + tasw + tahw)T		ns
	t HAWT2	<66>		(1 + n + tasw + tahw)T		ns

Caution Set the following in accordance with the usage conditions of the CPU operating clock frequency (k = 0 to 3).

• 1/fcpu < 100 ns

Set an address setup wait (ASWk bit = 1).


Remarks 1. m = 0, 1

2. tasw: Number of address setup wait clocks tahw: Number of address hold wait clocks

- **3.** T = 1/fcpu (fcpu: CPU operating clock frequency)
- **4.** n: Number of wait clocks inserted in the bus cycle

 The sampling timing changes when a programmable wait is inserted.
- 5. The values in the above specifications are values for when clocks with a 1:1 duty ratio are input from X1.

Write Cycle (CLKOUT Asynchronous): In Separate Bus Mode



(c) Read cycle (CLKOUT synchronous): In separate bus mode

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, \ V_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 4.0 \text{ to } 5.5 \text{ V}, \ 4.0 \text{ V} \le \text{BV}_{DD} \le \text{V}_{DD}, \ 4.0 \text{ V} \le \text{AV}_{REF1} \le \text{V}_{DD}, \ \text{V}_{SS} = \text{EV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V}, \ C_L = 50 \text{ pF}) (1/2)$

Parameter	Symbo	ol	Conditions	MIN.	MAX.	Unit
Delay time from CLKOUT↑ to address, CS	t dksa	<67>		0	35	ns
Data input setup time (to CLKOUT↑)	tsisdk	<68>		15		ns
Data input hold time (from CLKOUT1)	t HKISD	<69>		0		ns
Delay time from CLKOUT↓↑ to RD	t DKSR	<70>		0	6	ns
WAIT setup time (to CLKOUT↑)	t swtk	<71>		20		ns
WAIT hold time (from CLKOUT↑)	t нкwт	<72>		0		ns


Remark The values in the above specifications are values for when clocks with a 1:1 duty ratio are input from X1.

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, \ V_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 2.7 \text{ to } 5.5 \text{ V}, \ 2.7 \text{ V} \le \text{BV}_{DD} \le \text{V}_{DD}, \ 2.7 \text{ V} \le \text{AV}_{REF1} \le \text{V}_{DD}, \ \text{Vss} = \text{EV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V}, \ C_L = 50 \text{ pF}) (2/2)$

Parameter	Symbol		Conditions	MIN.	MAX.	Unit
Delay time from CLKOUT↑ to address, CS	t dksa	<67>		0	65	ns
Data input setup time (to CLKOUT [↑])	tsisbk	<68>		30		ns
Data input hold time (from CLKOUT [↑])	t HKISD	<69>		0		ns
Delay time from CLKOUT↓↑ to RD	t DKSR	<70>		0	10	ns
WAIT setup time (to CLKOUT↑)	t swtk	<71>		40		ns
WAIT hold time (from CLKOUT↑)	tнкwт	<72>		0		ns

Remark The values in the above specifications are values for when clocks with a 1:1 duty ratio are input from X1.

Read Cycle (CLKOUT Synchronous, 1 Wait): In Separate Bus Mode



(d) Write cycle (CLKOUT synchronous): In separate bus mode

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, V_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 4.0 \text{ to } 5.5 \text{ V}, 4.0 \text{ V} \le \text{BV}_{DD} \le \text{V}_{DD}, 4.0 \text{ V} \le \text{AV}_{REF1} \le \text{V}_{DD}, V_{SS} = \text{EV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V}, C_L = 50 \text{ pF}) (1/2)$

Parameter	Symbol		Conditions	MIN.	MAX.	Unit
Delay time from CLKOUT↑ to address, CS	t dksa	<73>		0	35	ns
Data output delay time from CLKOUT↑	tokso	<74>		0	10	ns
Delay time from CLKOUT↑↓ to WRm	toksw	<75>		0	10	ns
WAIT setup time (to CLKOUT↑)	t swTK	<76>		20		ns
WAIT hold time (from CLKOUT↑)	tнкwт	<77>		0		ns

Remarks 1. m = 0, 1

2. The values in the above specifications are values for when clocks with a 1:1 duty ratio are input from X1.


$(T_A = -40 \text{ to } +85^{\circ}\text{C}, \ V_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 2.7 \text{ to } 5.5 \text{ V}, \ 2.7 \text{ V} \le \text{BV}_{DD} \le \text{V}_{DD}, \ 2.7 \text{ V} \le \text{AV}_{REF1} \le \text{V}_{DD}, \ \text{Vss} = \text{EV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V}, \ C_L = 50 \text{ pF}) (2/2)$

Parameter	Symbol		Conditions	MIN.	MAX.	Unit
Delay time from CLKOUT↑ to address, CS	t dksa	<73>		0	65	ns
Data output delay time from CLKOUT↑	t DKSD	<74>		0	15	ns
Delay time from CLKOUT↑↓ to WRm	toksw	<75>		0	15	ns
WAIT setup time (to CLKOUT↑)	t swtk	<76>		40		ns
WAIT hold time (from CLKOUT↑)	tнкwт	<77>		0		ns

Remarks 1. m = 0, 1

2. The values in the above specifications are values for when clocks with a 1:1 duty ratio are input from X1.

Write Cycle (CLKOUT Synchronous): In Separate Bus Mode



(3) Bus hold

(a) CLKOUT asynchronous

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, \ V_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 4.0 \text{ to } 5.5 \text{ V}, \ 4.0 \text{ V} \le \text{BV}_{DD} \le \text{V}_{DD}, \ 4.0 \text{ V} \le \text{AV}_{REF1} \le \text{V}_{DD}, \ \text{Vss} = \text{EV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V}, \ C_L = 50 \text{ pF}) \ (1/2)$

Parameter	Symbol		Conditions	MIN.	MAX.	Unit
HLDRQ high-level width	twнqн	<78>		T + 10		ns
HLDAK low-level width	twhal	<79>		T – 15		ns
Delay time from HLDAK↑ to bus output	t DHAC	<80>		-40		ns
Delay time from HLDRQ↓ to HLDAK↓	tdhqha1	<81>			(2n + 7.5)T + 40	ns
Delay time from HLDRQ↑ to HLDAK↑	tdhqha2	<82>		0.5T	1.5T + 40	ns

Remarks 1. T = 1/fcpu (fcpu: CPU operating clock frequency)

n: Number of wait clocks inserted in the bus cycleThe sampling timing changes when a programmable wait is inserted.

3. The values in the above specifications are values for when clocks with a 1:1 duty ratio are input from X1.

$(T_A = -40 \text{ to } +85^{\circ}\text{C}, \ V_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 2.7 \text{ to } 5.5 \text{ V}, \ 2.7 \text{ V} \le \text{BV}_{DD} \le \text{V}_{DD}, \ 2.7 \text{ V} \le \text{AV}_{REF1} \le \text{V}_{DD}, \ \text{Vss} = \text{EV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V}, \ C_L = 50 \text{ pF}) \ (2/2)$

Parameter	Symbol		Conditions	MIN.	MAX.	Unit
HLDRQ high-level width	twнqн	<78>		T + 10		ns
HLDAK low-level width	t whal	<79>		T – 15		ns
Delay time from HLDAK↑ to bus output	t DHAC	<80>		-80		ns
Delay time from HLDRQ↓ to HLDAK↓	t DHQHA1	<81>			(2n + 7.5)T + 70	ns
Delay time from HLDRQ↑ to HLDAK↑	tdhqha2	<82>		0.5T	1.5T + 70	ns


Remarks 1. T = 1/fcpu (fcpu: CPU operating clock frequency)

2. n: Number of wait clocks inserted in the bus cycle

The sampling timing changes when a programmable wait is inserted.

3. The values in the above specifications are values for when clocks with a 1:1 duty ratio are input from X1.

Bus Hold (CLKOUT Asynchronous)



(b) CLKOUT synchronous

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, V_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 4.0 \text{ to } 5.5 \text{ V}, 4.0 \text{ V} \leq \text{BV}_{DD} \leq \text{V}_{DD}, 4.0 \text{ V} \leq \text{AV}_{REF1} \leq \text{V}_{DD}, V_{SS} = \text{EV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V}, C_L = 50 \text{ pF}) (1/2)$

Parameter	Symbol		Conditions	MIN.	MAX.	Unit
HLDRQ setup time (to CLKOUT↓)	tsнок	<83>		15		ns
HLDRQ hold time (from CLKOUT↓)	tнкна	<84>		0		ns
Delay time from CLKOUT↑ to bus float	t DKF	<85>			20	ns
Delay time from CLKOUT↑ to HLDAK	t dkha	<86>			20	ns


Remark The values in the above specifications are values for when clocks with a 1:1 duty ratio are input from X1.

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, \ V_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 2.7 \text{ to } 5.5 \text{ V}, \ 2.7 \text{ V} \le \text{BV}_{DD} \le \text{V}_{DD}, \ 2.7 \text{ V} \le \text{AV}_{REF1} \le \text{V}_{DD}, \ \text{Vss} = \text{EV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V}, \ C_L = 50 \text{ pF}) (2/2)$

Parameter	Symbol		Conditions	MIN.	MAX.	Unit
HLDRQ setup time (to CLKOUT↓)	tsнqк <83>			25		ns
HLDRQ hold time (from CLKOUT↓)	tнкна	<84>		0		ns
Delay time from CLKOUT↑ to bus float	t DKF	<85>			40	ns
Delay time from CLKOUT↑ to HLDAK	t dkha	<86>			40	ns

Remark The values in the above specifications are values for when clocks with a 1:1 duty ratio are input from X1.

Bus Hold (CLKOUT Synchronous)



Basic Operation

(1) Reset/external interrupt timing

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, \ V_{DD} = \text{EV}_{DD} = \text{AV}_{\text{REF0}} = 2.7 \text{ to } 5.5 \text{ V}, \ 2.7 \text{ V} \leq \text{BV}_{DD} \leq \text{V}_{DD}, \ 2.7 \text{ V} \leq \text{AV}_{\text{REF1}} \leq \text{V}_{DD}, \ \text{Vss} = \text{EV}_{\text{SS}} = \text{BV}_{\text{SS}} = \text{AV}_{\text{SS}} = 0 \text{ V}, \ C_L = 50 \text{ pF})$


Parameter	Sym	nbol		Conditions	MIN.	MAX.	Unit
RESET low-level width	twrsl1	<87>	Reset	in power-on status	2		μs
	twrsl2	<88>	Power	-on-reset when REGC = VDD	2		μs
			Note	Note tvR > 150 μs			μS
				tvR ≤ 150 <i>μ</i> s	40		μs
NMI high-level width	twnih	<89>	Analog	noise elimination	1		μs
NMI low-level width	twnil	<90>	Analog	noise elimination	1		μs
INTPn high-level width	twiтн	<91>	n = 0 t	o 6 (analog noise elimination)	600		ns
INTPn low-level width	twitl	<92>	n = 0 t	o 6 (analog noise elimination)	600		ns

Note Power-on-reset when REGC = Capacity

Remarks 1. tvr: Time required for VDD to reach 0 V to 4.0 V (= operation lower-limit voltage)

2. The above specification shows the pulse width that is accurately detected as a valid edge. If a pulse narrower than the above specification is input, therefore, it may also be detected as a valid edge.

Reset/Interrupt



Timer Timing

$(T_A = -40 \text{ to } +85^{\circ}\text{C}, \ V_{DD} = \text{EV}_{DD} = \text{AV}_{\text{REF0}} = 2.7 \text{ to } 5.5 \text{ V}, \ 2.7 \text{ V} \leq \text{BV}_{DD} \leq \text{V}_{DD}, \ 2.7 \text{ V} \leq \text{AV}_{\text{REF1}} \leq \text{V}_{DD}, \ \text{Vss} = \text{EV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V}, \ C_L = 50 \text{ pF})$

Parameter	Syn	nbol	Conditions	MIN.	MAX.	Unit
TI0n high-level width	t тюн	<93>	REGC = V _{DD} = 4.0 to 5.5 V	2T _{smp0} + 100 ^{Note 1}		ns
			REGC = Capacity, $V_{DD} = 4.0 \text{ to } 5.5 \text{ V}$, REGC = $V_{DD} = 2.7 \text{ to } 5.5 \text{ V}$	2T _{smp0} + 200 ^{Note 1}		ns
TI0n low-level width	t TIOL	<94>	REGC = V _{DD} = 4.0 to 5.5 V	2T _{smp0} + 100 ^{Note 1}		ns
			REGC = Capacity, V_{DD} = 4.0 to 5.5 V, REGC = V_{DD} = 2.7 to 5.5 V	2T _{smp0} + 200 ^{Note 1}		ns
TI5m high-level width	t тı5H	<95>	REGC = V _{DD} = 4.0 to 5.5 V	50		ns
			REGC = Capacity, V_{DD} = 4.0 to 5.5 V, REGC = V_{DD} = 2.7 to 5.5 V	100		ns
TI5m low-level width	t TI5L	<96>	REGC = V _{DD} = 4.0 to 5.5 V	50		ns
			REGC = Capacity, V_{DD} = 4.0 to 5.5 V, REGC = V_{DD} = 2.7 to 5.5 V	100		ns
TIP0m high-level width	t TIPH	<97>	REGC = V _{DD} = 4.0 to 5.5 V	np × T _{smpp} + 100 ^{Note 2}		ns
			REGC = Capacity, V_{DD} = 4.0 to 5.5 V, REGC = V_{DD} = 2.7 to 5.5 V	$np \times T_{smpp} + 200^{\text{Note 2}}$		ns
TIP0m low-level width	t TIPL	<98>	REGC = V _{DD} = 4.0 to 5.5 V	np × T _{smpp} + 100 ^{Note 2}	_	ns
			REGC = Capacity, V _{DD} = 4.0 to 5.5 V, REGC = V _{DD} = 2.7 to 5.5 V	np × T _{smpp} + 200 ^{Note 2}		ns

Notes 1. T_{smp0}: Timer 0 count clock cycle


However, $T_{smp0} = 4/fxx$ when TIOn is used as an external clock.

2. T_{smpp} : Digital noise elimination sampling clock cycle of TIP0m pin If TIP00 is used as an external clock or an external clear, however, $T_{smpp} = 0$ (digital noise is not eliminated).

Remarks 1. n = 00, 01, 10, 11, 20, 21, 30, 31, 40, 41, 50, 51m = 0, 1

2. The above specification shows the pulse width that is accurately detected as a valid edge. If a pulse narrower than the above specification is input, therefore, it may also be detected as a valid edge.

Timer Input Timing



UART Timing

$(T_A = -40 \text{ to } +85^{\circ}\text{C}, \ V_{DD} = \text{EV}_{DD} = \text{AV}_{\text{REF0}} = 2.7 \text{ to } 5.5 \text{ V}, \ 2.7 \text{ V} \leq \text{BV}_{DD} \leq \text{V}_{DD}, \ 2.7 \text{ V} \leq \text{AV}_{\text{REF1}} \leq \text{V}_{DD}, \ V_{SS} = \text{EV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V}, \ C_L = 50 \text{ pF})$

Parameter	Symbol	Conditions	MIN.	MAX.	Unit
Transmit rate				312.5	kbps
ASCK0 frequency		REGC = V _{DD} = 4.0 to 5.5 V		12	MHz
		REGC = Capacity, V_{DD} = 4.0 to 5.5 V, REGC = V_{DD} = 2.7 to 5.5 V		6	MHz

CSI0 Timing

(1) Master mode

(TA = -40 to +85°C, VDD = EVDD = AVREF0 = 2.7 to 5.5 V, 2.7 V \leq BVDD \leq VDD, 2.7 V \leq AVREF1 \leq VDD, Vss = EVss = BVss = AVss = 0 V, CL = 50 pF)

Parameter	Sym	bol	Conditions	MIN.	MAX.	Unit
SCK0n cycle time	tkcy1	<99>	REGC = V _{DD} = 4.0 to 5.5 V	200		ns
			REGC = Capacity, $V_{DD} = 4.0$ to 5.5 V, REGC = $V_{DD} = 2.7$ to 5.5 V	400		ns
SCK0n high-/low-level width	tkH1, tkL1	<100>		tkcy1/2 - 30		ns
SI0n setup time (to SCK0n)	tsik1	<101>	REGC = V _{DD} = 4.0 to 5.5 V	30		ns
			REGC = Capacity, V_{DD} = 4.0 to 5.5 V, REGC = V_{DD} = 2.7 to 5.5 V	50		ns
SI0n hold time (from SCK0n)	tksi1	<102>	REGC = V _{DD} = 5 V ±10%	30		ns
			REGC = Capacity, V _{DD} = 4.0 to 5.5 V, REGC = V _{DD} = 2.7 to 5.5 V	50		ns
Delay time from SCK0n to SO0n	tkso1	<103>	REGC = V _{DD} = 4.0 to 5.5 V		30	ns
output			REGC = Capacity, V_{DD} = 4.0 to 5.5 V, REGC = V_{DD} = 2.7 to 5.5 V		60	ns


Remark n = 0 to 2

(2) Slave mode

(TA = -40 to +85°C, VDD = EVDD = AVREF0 = 2.7 to 5.5 V, 2.7 V \leq BVDD \leq VDD, 2.7 V \leq AVREF1 \leq VDD, Vss = EVss = BVss = AVss = 0 V, CL = 50 pF)

Parameter	Sym	bol	Conditions	MIN.	MAX.	Unit
SCK0n cycle time	tkcy2	<99>	REGC = V _{DD} = 4.0 to 5.5 V	200		ns
			REGC = Capacity, V_{DD} = 4.0 to 5.5 V, REGC = V_{DD} = 2.7 to 5.5 V	400		ns
SCK0n high-/low-level width	tkH2, tkL2	<100>	REGC = V _{DD} = 4.0 to 5.5 V	45		ns
			REGC = Capacity, V_{DD} = 4.0 to 5.5 V, REGC = V_{DD} = 2.7 to 5.5 V	90		ns
SI0n setup time (to SCK0n)	tsik2	<101>	REGC = V _{DD} = 4.0 to 5.5 V	30		ns
			REGC = Capacity, $V_{DD} = 4.0$ to 5.5 V, REGC = $V_{DD} = 2.7$ to 5.5 V	60		ns
SI0n hold time (from SCK0n)	tksi2	<102>	REGC = V _{DD} = 4.0 to 5.5 V	30		ns
			REGC = Capacity, $V_{DD} = 4.0$ to 5.5 V, REGC = $V_{DD} = 2.7$ to 5.5 V	60		ns
Delay time from SCK0n to SO0n	tkso2	<103>	REGC = V _{DD} = 4.0 to 5.5 V		50	ns
output			REGC = Capacity, V_{DD} = 4.0 to 5.5 V, REGC = V_{DD} = 2.7 to 5.5 V		100	ns

Remark n = 0 to 2



CSIA Timing

(1) Master mode

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, \ V_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 2.7 \text{ to } 5.5 \text{ V}, \ 2.7 \text{ V} \le \text{BV}_{DD} \le \text{V}_{DD}, \ 2.7 \text{ V} \le \text{AV}_{REF1} \le \text{V}_{DD}, \ \text{Vss} = \text{EV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V}, \ C_L = 50 \text{ pF})$

Parameter	Sym	nbol	Conditions	MIN.	MAX.	Unit
SCKAn cycle time	tксүз	<99>	REGC = V _{DD} = 4.0 to 5.5 V	500		ns
			REGC = Capacity, V_{DD} = 4.0 to 5.5 V, REGC = V_{DD} = 2.7 to 5.5 V	1000		ns
SCKAn high-/low-level width	tкнз, tкLз	<100>		tксүз/2 — 30		ns
SIAn setup time (to SCKAn↑)	tsıкз	<101>	REGC = V _{DD} = 4.0 to 5.5 V	30		ns
			REGC = Capacity, V _{DD} = 4.0 to 5.5 V, REGC = V _{DD} = 2.7 to 5.5 V	60		ns
SIAn hold time (from SCKAn↑)	t _{KSI3}	<102>	REGC = V _{DD} = 4.0 to 5.5 V	30		ns
			REGC = Capacity, V _{DD} = 4.0 to 5.5 V, REGC = V _{DD} = 2.7 to 5.5 V	60		ns
Delay time from SCKAn↓ to SOAn	tkso3	<103>	REGC = V _{DD} = 4.0 to 5.5 V		30	ns
output			REGC = Capacity, V _{DD} = 4.0 to 5.5 V, REGC = V _{DD} = 2.7 to 5.5 V		60	ns

Remark n = 0, 1

(2) Slave mode

(TA = -40 to +85°C, VDD = EVDD = AVREF0 = 2.7 to 5.5 V, 2.7 V \leq BVDD \leq VDD, 2.7 V \leq AVREF1 \leq VDD, Vss = EVss = BVss = AVss = 0 V, CL = 50 pF)


Parameter	Sym	nbol	Conditions	MIN.	MAX.	Unit
SCKAn cycle time	tKCY4	<99>	REGC = V _{DD} = 4.0 to 5.5 V	840		ns
			REGC = Capacity, V _{DD} = 4.0 to 5.5 V, REGC = V _{DD} = 2.7 to 5.5 V	1700		ns
SCKAn high-/low-level width	t кн4, t кL4	<100>		txcy4/2 - 30		ns
SIAn setup time (to SCKAn↑)	tsik4	<101>	REGC = V _{DD} = 4.0 to 5.5 V	50		ns
			REGC = Capacity, V _{DD} = 4.0 to 5.5 V, REGC = V _{DD} = 2.7 to 5.5 V	100		ns
SIAn hold time (from SCKAn↑)	tksi4	<102>	REGC = V _{DD} = 4.0 to 5.5 V	tcy × 2 + 15 ^{Note}		ns
			REGC = Capacity, V _{DD} = 4.0 to 5.5 V, REGC = V _{DD} = 2.7 to 5.5 V	$t_{\text{CY}} \times 2 + 30^{\text{Note}}$		ns
Delay time from SCKAn↓ to SOAn	tkso4	<103>	REGC = V _{DD} = 4.0 to 5.5 V		tcy × 2 + 30 ^{Note}	ns
output			REGC = Capacity, V _{DD} = 4.0 to 5.5 V, REGC = V _{DD} = 2.7 to 5.5 V		$t_{\text{CY}} \times 2 + 60^{\text{Note}}$	ns

Note toy: Internal clock output cycle

fxx (CSISn.CKSAn1, CSISn.CKSAn0 bits = 00), fxx/2 (CKSAn1, CKSAn0 bits = 01)

 $fxx/2^{2}$ (CKSAn1, CKSAn0 bits = 10), $fxx/2^{3}$ (CKSAn1, CKSAn0 bits = 11)

Remark n = 0, 1



I²C Bus Mode (Y Products (Products with On-Chip I²C) Only)

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, \ V_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 2.7 \text{ to } 5.5 \text{ V}, \ 2.7 \text{ V} \le \text{BV}_{DD} \le \text{V}_{DD}, \ 2.7 \text{ V} \le \text{AV}_{REF1} \le \text{V}_{DD}, \ \text{Vss} = \text{EV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V}, \ C_L = 50 \text{ pF})$


Pa	rameter	Sym	bol	Norma	l Mode	High-Spee	ed Mode	Unit
				MIN.	MAX.	MIN.	MAX.	
SCLn clock frequency		fcLK		0	100	0	400	kHz
Bus free time		t BUF	<104>	4.7	-	1.3	-	μS
(Between start	and stop conditions)							
Hold time ^{Note 1}		thd:sta	<105>	4.0	_	0.6	-	μS
SCLn clock low	-level width	tLOW	<106>	4.7	-	1.3	-	μS
SCLn clock hig	h-level width	t HIGH	<107>	4.0	-	0.6	-	μS
Setup time for s	start/restart	tsu:sta	<108>	4.7	-	0.6	-	μS
Data hold time	CBUS compatible master	thd:dat	<109>	5.0	_	-	-	μS
	I ² C mode			O ^{Note 2}	=	O ^{Note 2}	0.9 ^{Note 3}	μS
Data setup time)	tsu:dat	<110>	250	=	100 ^{Note 4}	=	ns
SDAn and SCL	n signal rise time	tr	<111>	-	1000	20 + 0.1Cb ^{Note 5}	300	ns
SDAn and SCL	n signal fall time	t⊧	<112>	-	300	20 + 0.1Cb ^{Note 5}	300	ns
Stop condition setup time		tsu:sto	<113>	4.0	-	0.6	-	μS
Pulse width of spike suppressed by input filter		tsp	<114>	-	-	0	50	ns
Capacitance los	ad of each bus line	Cb		-	400	-	400	pF

Notes 1. At the start condition, the first clock pulse is generated after the hold time.

- 2. The system requires a minimum of 300 ns hold time internally for the SDAn signal (at V_{IHmin.} of SCLn signal) in order to occupy the undefined area at the falling edge of SCLn.
- 3. If the system does not extend the SCLn signal low hold time (tLOW), only the maximum data hold time (tHD:DAT) needs to be satisfied.
- **4.** The high-speed mode I²C bus can be used in the normal-mode I²C bus system. In this case, set the high-speed mode I²C bus so that it meets the following conditions.
 - If the system does not extend the SCLn signal's low state hold time: tsu:DAT ≥ 250 ns
 - If the system extends the SCLn signal's low state hold time:
 Transmit the following data bit to the SDAn line prior to the SCLn line release (transmit + tsu:DAT = 1000 + 250 = 1250 ns: Normal mode I²C bus specification).
- **5.** Cb: Total capacitance of one bus line (unit: pF)

Remark n = 0, 1

I²C Bus Mode (Y Products (Products with On-Chip I²C) Only)



A/D Converter

$(T_A = -40 \text{ to } +85^{\circ}\text{C}, V_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 2.7 \text{ to } 5.5 \text{ V}, 2.7 \text{ V} \le \text{BV}_{DD} \le \text{V}_{DD}, 2.7 \text{ V} \le \text{AV}_{REF1} \le \text{V}_{DD}, V_{SS} = \text{EV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V})$

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Resolution			10	10	10	bit
Overall error ^{Note 1}	AINL	4.0 ≤ AV _{REF0} ≤ 5.5 V		±0.2	±0.4	%FSR
		2.7 ≤ AV _{REF0} ≤ 4.0 V		±0.3	±0.6	%FSR
Conversion time	tconv	4.0 ≤ AV _{REF0} ≤ 5.5 V	14		100	μS
		2.7 ≤ AV _{REF0} ≤ 4.0 V	17		100	μs
Zero-scale error ^{Note 1}	Ezs	4.0 ≤ AV _{REF0} ≤ 5.5 V			±0.4	%FSR
		2.7 ≤ AV _{REF0} ≤ 4.0 V			±0.6	%FSR
Full-scale errorNote 1	Efs	4.0 ≤ AV _{REF0} ≤ 5.5 V			±0.4	%FSR
		2.7 ≤ AV _{REF0} ≤ 4.0 V			±0.6	%FSR
Non-linearity errorNote 2	ILE	4.0 ≤ AV _{REF0} ≤ 5.5 V			±2.5	LSB
		2.7 ≤ AV _{REF0} ≤ 4.0 V			±4.5	LSB
Differential linearity	DLE	4.0 ≤ AV _{REF0} ≤ 5.5 V			±1.5	LSB
error ^{Note 2}		2.7 ≤ AV _{REF0} ≤ 4.0 V			±2.0	LSB
Analog input voltage	VIAN		0		AV _{REF0}	V
AVREFO current	IA _{REF0}	When using A/D converter		1.3	2.5	mA
		When not using A/D converter		1.0	T.B.D.	μА

Notes 1. Excluding quantization error (±0.05 %FSR).

2. Excluding quantization error (±0.5 LSB).

Remark LSB: Least Significant Bit FSR: Full Scale Range

D/A Converter

$(T_A = -40 \text{ to } +85^{\circ}\text{C}, V_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 2.7 \text{ to } 5.5 \text{ V}, 2.7 \text{ V} \le \text{BV}_{DD} \le \text{V}_{DD}, 2.7 \text{ V} \le \text{AV}_{REF1} \le \text{V}_{DD}, V_{SS} = \text{EV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V})$

Parameter	Symbol		Conditions	MIN.	TYP.	MAX.	Unit
Resolution						8	bit
Overall error ^{Notes 1, 2}		Load conditi	on = 2 MΩ			1.2	%FSR
		Load condition = 4 $M\Omega$				0.8	%FSR
		Load conditi	Load condition = 10 MΩ			0.6	%FSR
Settling time ^{Note 2}		C = 30 pF	V _{DD} = 4.5 to 5.5 V			10	μs
			V _{DD} = 2.7 to 4.5 V			15	μS
Output resistance ^{Note 3}	Ro	Output data:	DACSn register = 55H		8		kΩ
AVREF1 currentNote 4	IAV _{REF1}	During D/A	During D/A conversion		1.5	3.0	mA
		When D/A co	onversion stopped		1.0	10	μА

Notes 1. Excluding quantization error (±0.2 %FSR).

- 2. R is the D/A converter output pin load resistance, and C is the D/A converter output pin load capacitance.
- 3. Value of 1 channel of D/A converter
- 4. Value of 2 channels of D/A converter

Remark n = 0, 1

Flash Memory Programming Characteristics

 $(T_A = -10 \text{ to } +65^{\circ}\text{C}, V_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 2.7 \text{ to } 5.5 \text{ V}, 2.7 \text{ V} \le \text{BV}_{DD} \le \text{V}_{DD}, 2.7 \text{ V} \le \text{AV}_{REF1} \le \text{V}_{DD}, V_{SS} = \text{EV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V}, C_L = 50 \text{ pF})$

(1) Basic characteristics

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Programming operation		REGC = V _{DD} = 4.5 to 5.5 V	2		20	MHz
frequency		REGC = V _{DD} = 4.0 to 5.5 V	2		16	MHz
		REGC = Capacity, V _{DD} = 4.0 to 5.5 V	2		8 ^{Note 1}	MHz
		REGC = V _{DD} = 2.7 to 5.5 V	2		8 ^{Note 1}	MHz
Supply voltage	V _{DD}		2.7		5.5	٧
Overall erase time	t era			T.B.D.		s
Write time	twrw			T.B.D.		s
Number of rewrites	CERWR	Note 2		100		Times

Notes 1. These values may change after evaluation.

2. When writing initially to shipped products, it is counted as one rewrite for both "erase to write" and "write only".

Example (P: Write, E: Erase)


Shipped product
$$\longrightarrow$$
 P \rightarrow E \rightarrow P \rightarrow E \rightarrow P: 3 rewrites

Shipped product \rightarrow E \rightarrow P \rightarrow E \rightarrow P \rightarrow E \rightarrow P: 3 rewrites

(2) Serial write operation characteristics


Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Setup time from V _{DD} ↑ to FLMD0↑	t DP		T.B.D.			μS
Release time from FLMD0↑ to RESET↑	t PR		T.B.D.			μS
Start time from RESET↑ to FLMD0 pulse input	t RP		T.B.D.			μS
End time from RESET↑ to FLMD0 pulse input	t PRE				T.B.D.	ms
FLMD0 pulse high-/low-level width	tpw		T.B.D.		T.B.D.	μS
Input time from RESET↑ to 1st low data	t R1	When UART communication is selected	T.B.D.			S
Input time from 1st low data input to 2nd low data	t 12	When UART communication is selected	T.B.D.			S
Input time from 2nd low data input to reset command	t 2C	When UART communication is selected	T.B.D.			S
Low data input width	tL1/tL2	When UART communication is selected		9600		bps
Input time from RESET↑ to reset command	trc	When CSI or CSI-HS communication is selected	T.B.D.			S

Flash Write Mode Setting Timing



Remark The FLMD0 pulse does not have to be input for UART0 communication.

(b) Serial write operation timing (CSI, CSI-HS)



CHAPTER 29 ELECTRICAL SPECIFICATIONS (STANDARD PRODUCTS (MASK ROM VERSION AND TWO-POWER FLASH MEMORY VERSION), (A) GRADE PRODUCTS)

Standard products are as follows.

 $\mu \text{PD703216, 703216Y, 703217, 703217Y, 70F3217, 70F3217Y}$

(A) grade products are as follows.

 $\mu \text{PD703216(A)}, \, 703216\text{Y(A)}, \, 703217\text{Y(A)}, \, 703217\text{Y(A)}, \, 70\text{F}3217\text{Y(A)}$

Absolute Maximum Ratings ($T_A = 25$ °C) (1/2)

Parameter	Symbol	Conditions	Ratings	Unit
Supply voltage	V _{DD}	VDD = EVDD = AVREF0	-0.3 to +6.5	V
	V _{PP}	Flash memory version, Note 1	-0.3 to +10.5	V
	BV _{DD}	$BV_{DD} \leq V_{DD}$	-0.3 to V _{DD} + 0.3 ^{Note 2}	٧
	EV _{DD}	VDD = EVDD = AVREFO	-0.3 to +6.5	V
	AV _{REF0}	VDD = EVDD = AVREFO	-0.3 to +6.5	V
	AV _{REF1}	$AV_{REF1} \le V_{DD}$ (D/A output mode) $AV_{REF1} = AV_{REF0} = V_{DD}$ (port mode)	-0.3 to V _{DD} + 0.3 ^{Note 2}	V
	Vss	Vss = EVss = BVss = AVss	-0.3 to +0.3	V
	AVss	Vss = EVss = BVss = AVss	-0.3 to +0.3	V
	BVss	Vss = EVss = BVss = AVss	-0.3 to +0.3	٧
	EVss	Vss = EVss = BVss = AVss	-0.3 to +0.3	٧
Input voltage	VII	P00 to P06, P30 to P35, P38, P39, P40 to P42, P50 to P55, P60 to P613, P80, P81, P90 to P915, RESET	-0.3 to EV _{DD} + 0.3 ^{Note 2}	V
	Vı2	PCD0 to PCD3, PCM0 to PCM5, PCS0 to PCS7, PCT0 to PCT7, PDL0 to PDL15, PDH0 to PDH7	-0.3 to BV _{DD} + 0.3 ^{Note 2}	V
	Vıз	P10, P11	-0.3 to AVREF1 + 0.3 ^{Note 2}	V
	V ₁₄	P36, P37, P614, P615	-0.3 to +13 ^{Note 3}	V
	V ₁₅	X1, X2, XT1, XT2	-0.3 to V _{DD} + 0.3 ^{Note 2}	V
Analog input voltage	VIAN	P70 to P715	-0.3 to AVREF0 + 0.3Note 2	V


Notes 1. Make sure that the following conditions of the VPP voltage application timing are satisfied when the flash memory is written.

• When supply voltage rises

VPP must exceed VDD 15 μ s or more after VDD has reached the lower-limit value (2.7 V) of the operating voltage range (see a in the figure below).

• When supply voltage drops

V_{DD} must be lowered 10 μ s or more after V_{PP} falls below the lower-limit value (2.7 V) of the operating voltage range of V_{DD} (see b in the figure below).



- 2. Be sure not to exceed the absolute maximum ratings (MAX. value) of each supply voltage.
- **3.** When an on-chip pull-up resistor is not specified by a mask option. The same as V₁₁ when a pull-up resistor is specified.

Absolute Maximum Ratings ($T_A = 25$ °C) (2/2)

Parameter	Symbol	Conditions		Ratings	Unit
Output current, low	lor	P00 to P06, P10, P11, P30 to P35, P40 to P42, P50 to P55, P60 to P613, P80, P81, P90 to P915, PCD0 to PCD3, PCM0 to PCM5, PCS0 to PCS7, PCT0 to PCT7, PDL0 to PDL15, PDH0 to PDH7	Per pin	20	mA
		P36 to P39, P614, P615		30	mA
		P00 to P06, P30 to P39, P40 to P42	Total of all	35	mA
		P50 to P55, P60 to P615, P80, P81, P90 to P915	pins: 70 mA	35	mA
		PCD0 to PCD3, PCM0 to PCM5, PCS0 to PCS7, PCT0 to PCT7	Total of all pins:	35	mA
		PDL0 to PDL15, PDH0 to PDH7	70 mA	35	mA
Output current, high	Іон	Per pin	-10	mA	
		P00 to P06, P30 to P35, P40 to P42	Total of all	-30	mA
		P50 to P55, P60 to P613, P80, P81, P90 to P915	pins: -60 mA	-30	mA
		PCD0 to PCD3, PCM0 to PCM5, PCS0 to PCS7, PCT0 to PCT7	Total of all pins:	-30	mA
		PDL0 to PDL15, PDH0 to PDH7	−60 mA	-30	mA
Operating ambient temperature	Та			-40 to +85	°C
Storage temperature	Tstg	Mask ROM version	_	-65 to +150	°C
		Flash memory version		-40 to +125	°C

- Cautions 1. Do not directly connect the output (or I/O) pins of IC products to each other, or to VDD, VCC, and GND. Open-drain pins or open-collector pins, however, can be directly connected to each other. Direct connection of the output pins between an IC product and an external circuit is possible, if the output pins can be set to the high-impedance state and the output timing of the external circuit is designed to avoid output conflict.
 - 2. Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded. The ratings and conditions indicated for DC characteristics and AC characteristics represent the quality assurance range during normal operation.

Capacitance (TA = 25°C, VDD = EVDD = AVREF0 = BVDD = AVREF1 = VSS = EVSS = BVSS = AVSS = 0 V)

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit	
Input capacitance	Cı	fx = 1 MHz	P70 to P715			15	pF
I/O capacitance	Сю	Unmeasured pins	Note			15	pF
		returned to 0 V	P36 to P39,			20	pF
			P614, P615				

Note P00 to P06, P10, P11, P30 to P35, P40 to P42, P50 to P55, P60 to P613, P80, P81, P90 to P915, PCD0 to PCD3, PCM0 to PCM5, PCS0 to PCS7, PCT0 to PCT7, PDL0 to PDL15, PDH0 to PDH7

Remark fx: Main clock oscillation frequency


Operating Conditions

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, \ V_{DD} = \text{EV}_{DD} = \text{AV}_{\text{REF0}} = 2.7 \text{ to } 5.5 \text{ V}, \ 2.7 \text{ V} \leq \text{BV}_{DD} \leq \text{V}_{DD}, \ 2.7 \text{ V} \leq \text{AV}_{\text{REF1}} \leq \text{V}_{DD}, \ V_{SS} = \text{EV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V}, \ C_L = 50 \text{ pF})$

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Internal system clock frequency	fclk	REGC = V_{DD} = 5 V ±10% In PLL mode (fx = 2 to 5 MHz)	0.25		20	MHz
		REGC = Capacity, V _{DD} = 4.0 to 5.5 V In PLL mode (fx = 2 to 4 MHz)	0.25		16	MHz
		REGC = V _{DD} = 2.7 to 5.5 V	0.0625		10	MHz
		REGC = V _{DD} = 2.7 to 5.5 V, operating with subclock		32.768		kHz

Remark fx: Main clock oscillation frequency

Internal System Clock Frequency vs. Supply Voltage



PLL Characteristics (T_A = -40 to +85°C, V_{DD} = 2.7 to 5.5 V, Vss = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Input frequency	fx		2		5	MHz
Output frequency	fxx		8		20	MHz
Lock time	t PLL	After V _{DD} reaches 2.7 V (MIN.)			200	μS

Main Clock Oscillator Characteristics (TA = -40 to +85°C, VDD = 2.7 to 5.5 V, Vss = 0 V)

Resonator	Recommended Circuit	Parameter	Conditions	MIN.	TYP.	MAX.	Unit
Ceramic resonator	nator X1 X2	Oscillation frequency (fx) ^{Note 1}		2		10	MHz
		Oscillation stabilization time ^{Note 2}	After reset is released		2 ¹⁵ /fx		s
			After STOP mode is released		Note 3		S
Crystal resonator	1 X1 X2	Oscillation frequency (fx) ^{Note 1}		2		10	MHz
		Oscillation stabilization time ^{Note 2}	After reset is released		2 ¹⁵ /fx		S
			After STOP mode is released		Note 3		s
External clock	X1 X2	X1, X2 input frequency (fx)	REGC = V _{DD} Duty = 50% ±5%	2		10	MHz

- Notes 1. Indicates only oscillator characteristics.
 - 2. Time required to stabilize the resonator after reset or STOP mode is released.
 - 3. The value differs depending on the OSTS register settings.
- Cautions 1. When using the main clock oscillator, wire as follows in the area enclosed by the broken lines in the above figures to avoid an adverse effect from wiring capacitance.
 - Keep the wiring length as short as possible.
 - Do not cross the wiring with the other signal lines.
 - Do not route the wiring near a signal line through which a high fluctuating current flows.
 - Always make the ground point of the oscillator capacitor the same potential as Vss.
 - Do not ground the capacitor to a ground pattern through which a high current flows.
 - Do not fetch signals from the oscillator.
 - When the main clock is stopped and the device is operating on the subclock, wait until the oscillation stabilization time has been secured by the program before switching back to the main clock.

(i) Murata Manufacturing Co., Ltd.: Ceramic resonator (T_A = -40 to +85°C)

characteristics.

Manufacturer	Product Name	Type Oscillation Frequency		Recomme	ended Circui	t Constant	Oscillation Voltage Range		
			fxx (MHz)	C1 (pF)	C2 (pF)	Rd (kΩ)	MIN. (V)	MAX. (V)	
Murata Mfg.	CSTCC2M00G56-R0	SMD	2.000	47	47	0	2.7	5.5	
Co., Ltd.	CSTCC3M00G56-R0	SMD	3.000	47	47	0	2.7	5.5	
	CSTCR4M00G55-R0	SMD	4.000	39	39	0	2.7	5.5	
	CSTLS4M00G56-B0			47	47	0	2.7	5.5	
	CSTCR5M00G55-R0	SMD	5.000	39	39	0	2.7	5.5	
	CSTLS5M00G56-B0			47	47	0	2.7	5.5	
	CSTCE10M0G52-R0	SMD	10.000	10	10	0	2.7	5.5	
	CSTLS10M0G53-B0			15	15	0	2.7	5.5	
	CSTCC2M00G56A-R0	SMD	2.000	47	47	0	2.7	5.5	
	CSTCC3M00G56A-R0	SMD	3.000	47	47	0	2.7	5.5	
	CSTCR4M00G55A-R0	SMD	4.000	39	39	0	2.7	5.5	
	CSTCR5M00G55A-R0	SMD	5.000	39	39	0	2.7	5.5	
	CSTCE10M0G52A-R0	SMD	10.000	10	10	0	2.7	5.5	

Caution This oscillator constant is a reference value based on evaluation under a specific environment by the resonator manufacturer. If optimization of oscillator characteristics is necessary in the actual application, apply to the resonator manufacturer for evaluation on the implementation circuit.

The oscillation voltage and oscillation frequency indicate only oscillator characteristics. Use the V850ES/KJ1 so that the internal operating conditions are within the specifications of the DC and AC

Subclock Oscillator Characteristics (TA = -40 to +85°C, VDD = 2.7 to 5.5 V, Vss = 0 V)

Resonator	Recommended Circuit	Parameter	Conditions	MIN.	TYP.	MAX.	Unit
Crystal resonator	T XT1 XT2	Oscillation frequency (fxr) ^{Note 1}		32	32.768	35	kHz
		Oscillation stabilization time ^{Note 2}			10		s
External clock	XT1 XT2	XT1 input frequency (fxT) ^{Note 1} Duty = 50% ±5%	REGC = V _{DD}	32		35	kHz

Notes 1. Indicates only oscillator characteristics.

- 2. Time required from when V_{DD} reaches oscillation voltage range (2.7 V (MIN.)) to when the crystal resonator stabilizes.
- Cautions 1. When using the subclock oscillator, wire as follows in the area enclosed by the broken lines in the above figures to avoid an adverse effect from wiring capacitance.
 - · Keep the wiring length as short as possible.
 - Do not cross the wiring with the other signal lines.
 - Do not route the wiring near a signal line through which a high fluctuating current flows.
 - · Always make the ground point of the oscillator capacitor the same potential as Vss.
 - Do not ground the capacitor to a ground pattern through which a high current flows.
 - Do not fetch signals from the oscillator.
 - 2. The subclock oscillator is designed as a low-amplitude circuit for reducing power consumption, and is more prone to malfunction due to noise than the main clock oscillator. Particular care is therefore required with the wiring method when the subclock is used.

DC Characteristics $(T_A = -40 \text{ to } +85^{\circ}\text{C}, \ V_{DD} = \text{EV}_{DD} = \text{AV}_{\text{REF0}} = 2.7 \text{ to } 5.5 \text{ V}, \ 2.7 \text{ V} \leq \text{BV}_{DD} \leq \text{V}_{DD}, \ 2.7 \text{ V} \leq \text{AV}_{\text{REF1}} \leq \text{V}_{DD}, \ \text{Vss} = \text{EV}_{\text{SS}} = \text{BV}_{\text{SS}} = \text{AV}_{\text{SS}} = 0 \text{ V}) \ (1/5)$

Parameter	Symbol	Conditi	ons	MAX.	Unit
Output current, high	І он1	Per pin for P00 to P06, P10, F P42, P50 to P55, P60 to P613		-5.0	mA
		Total of P00 to P06, P30 to	EV _{DD} = 4.0 to 5.5 V	-30	mA
		P35, P40 to P42	EV _{DD} = 2.7 to 5.5 V	-15	mA
		Total of P50 to P55, P60 to	EV _{DD} = 4.0 to 5.5 V	-30	mA
		P613, P80, P81, P90 to P915	EV _{DD} = 2.7 to 5.5 V	-15	mA
	І ОН2	Per pin for PCD0 to PCD3, PCPCS7, PCT0 to PCT7, PDH0	· ·	-5.0	mA
		Total of PCD0 to PCD3,	BV _{DD} = 4.0 to 5.5 V	-30	mA
		PCM0 to PCM5, PCS0 to PCS7, PCT0 to PCT7	BV _{DD} = 2.7 to 5.5 V	-15	mA
		Total of PDL0 to PDL15,	BV _{DD} = 4.0 to 5.5 V	-30	mA
		PDH0 to PDH7	BV _{DD} = 2.7 to 5.5 V	-15	mA
Output current, low	lo _{L1}	Per pin for P00 to P06, P10, F P42, P50 to P55, P60 to P613	, , , , , , , , , , , , , , , , , , ,	10	mA
		Per pin for P36 to P39	EV _{DD} = 4.0 to 5.5 V	15	mA
			EV _{DD} = 2.7 to 5.5 V	8	mA
		Per pin for P614, P615	EV _{DD} = 4.0 to 5.5 V	10	mA
			EV _{DD} = 2.7 to 5.5 V	5	mA
		Total of P00 to P06, P30 to P3	37, P40 to P42	30	mA
		Total of P38, P39, P50 to P55 P90 to P915	, P60 to P615, P80, P81,	30	mA
	lo _{L2}	Per pin for PCD0 to PCD3, PCPCS7, PCT0 to PCT7, PDH0	· ·	10	mA
		Total of PCD0 to PCD3, PCM PCS7, PCT0 to PCT7	0 to PCM5, PCS0 to	30	mA
		Total of PDL0 to PDL15, PDH	0 to PDH7	30	mA

DC Characteristics

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, V_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 2.7 \text{ to } 5.5 \text{ V}, 2.7 \text{ V} \le \text{BV}_{DD} \le \text{V}_{DD}, 2.7 \text{ V} \le \text{AV}_{REF1} \le \text{V}_{DD}, V_{SS} = \text{EV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V})$ (2/5)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Input voltage, high	V _{IH1}	Note 1	0.7EV _{DD}		EV _{DD}	V
	V _{IH2}	Note 2	0.8EV _{DD}		EV _{DD}	V
	V _{IH3}	Note 3	0.7BV _{DD}		BV _{DD}	V
	V _{IH4}	P70 to P715	0.7AVREF0		AV _{REF0}	V
	V _{IH5}	P10, P11 ^{Note 4}	0.7AVREF1		AV _{REF1}	V
	VIH6	P36, P37, P614, P615	0.7EV _{DD}		12 ^{Note 5}	V
	V _{IH7}	X1, X2, XT1, XT2	V _{DD} – 0.5		V _{DD}	V
Input voltage, low	V _{IL1}	Note 1	EVss		0.3EV _{DD}	V
	V _{IL2}	Note 2	EVss		0.2EV _{DD}	V
	VIL3	Note 3	BVss		0.3BV _{DD}	V
	VIL4	P70 to P715	AVss		0.3AVREF0	V
	VIL5	P10, P11 ^{Note 4}	AVss		0.3AV _{REF1}	V
	VIL6	P36, P37, P614, P615	EVss		0.3EV _{DD}	V
	VIL7	X1, X2, XT1, XT2	Vss		0.4	V

Notes 1. P00, P01, P30, P41, P60 to P65, P67, P611, P98, P911 and their alternate-function pins.

- **2.** RESET, P02 to P06, P31 to P35, P38, P39, P40, P42, P50 to P55, P66, P68 to P610, P612, P613, P80, P81, P90 to P97, P99, P910, P912 to P915 and their alternate-function pins.
- **3.** PCD0 to PCD3, PCM0 to PCM5, PCS0 to PCS7, PCT0 to PCT7, PDL0 to PDL15, PDH0 to PDH7 and their alternate-function pins.
- **4.** When used as port pins, set AVREF1 = AVREF0 = VDD.
- **5.** When an on-chip pull-up resistor is not specified by a mask option. EV_{DD} when a pull-up resistor is specified.

DC Characteristics

$(T_A = -40 \text{ to } +85^{\circ}\text{C}, V_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 2.7 \text{ to } 5.5 \text{ V}, 2.7 \text{ V} \le \text{BV}_{DD} \le \text{V}_{DD}, 2.7 \text{ V} \le \text{AV}_{REF1} \le \text{V}_{DD}, V_{SS} = \text{EV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V})$ (3/5)

Parameter	Symbol	C	conditions	MIN.	TYP.	MAX.	Unit
Output voltage, high	V _{OH1}	Note 1	Iон = -2.0 mA, EVDD = 4.0 to 5.5 V	EV _{DD} – 1.0		EV _{DD}	V
		Note 2	Iон = -0.1 mA, EVDD = 2.7 to 5.5 V	EV _{DD} – 0.5		EV _{DD}	V
	V _{OH2}	Note 3	Iон = -2.0 mA, BVpd = 4.0 to 5.5 V	BV _{DD} – 1.0		BV _{DD}	V
		Note 4	$I_{OH} = -0.1 \text{ mA},$ $BV_{DD} = 2.7 \text{ to } 5.5 \text{ V}$	BV _{DD} – 0.5		BV _{DD}	V
	Vонз	P10, P11 ^{Note 5}	Iон = −2.0 mA	AVREF1 – 1.0		AV _{REF1}	V
			Iон = −0.1 mA	AVREF1 – 0.5		AV _{REF1}	V
Output voltage, low	V _{OL1}	Note 6	IoL = 2.0 mA ^{Note 7}	0		0.8	V
	V _{OL2}	Note 8	IoL = 2.0 mA ^{Note 7}	0		0.8	V
	Vol3	P10, P11 ^{Note 5}	IoL = 2 mA	0		0.8	V
	V _{OL4}	P36 to P39	IoL = 15 mA, EVDD = 4.0 to 5.5 V	0		2.0	V
			IoL = 8 mA, EVDD = 3.0 to 5.5 V	0		1.0	V
			IoL = 5 mA, EVDD = 2.7 to 5.5 V	0		1.0	V
	V _{OL5}	P614, P615	IoL = 10 mA, EVDD = 4.0 to 5.5 V	0		2.0	V
			IoL = 5 mA, EVDD = 2.7 to 5.5 V	0		1.0	V
Input leakage current, high	Іпн	VIN = VDD				3.0	μA
Input leakage current, low	ILIL	Vin = 0 V				-3.0	μА
Output leakage current, high	Ісон	Vo = V _{DD}				3.0	μА
Output leakage current, low	Ілог	Vo = 0 V				-3.0	μΑ
Pull-up resistor	R∟	Vin = 0 V		10	30	100	kΩ

- Notes 1. Total of P00 to P06, P30 to P35, P40 to P42 and their alternate-function pins: $I_{OH} = -30$ mA, total of P50 to P55, P60 to P613, P80, P81, P90 to P915 and their alternate-function pins: $I_{OH} = -30$ mA.
 - **2.** Total of P00 to P06, P30 to P35, P40 to P42 and their alternate-function pins: $I_{OH} = -15$ mA, total of P50 to P55, P60 to P613, P80, P81, P90 to P915 and their alternate-function pins: $I_{OH} = -15$ mA.
 - **3.** Total of PCD0 to PCD3, PCM0 to PCM5, PCS0 to PCS7, PCT0 to PCT7: loh = -30 mA, total of PDH0 to PDH7, PDL0 to PDL15 and their alternate-function pins: loh = -30 mA.
 - **4.** Total of PCD0 to PCD3, PCM0 to PCM5, PCS0 to PCS7, PCT0 to PCT7: $I_{OH} = -15$ mA, total of PDH0 to PDH7, PDL0 to PDL15 and their alternate-function pins: $I_{OH} = -15$ mA.
 - **5.** When used as port pins, set $AV_{REF1} = AV_{REF0} = V_{DD}$.
 - **6.** Total of P00 to P06, P30 to P37, P40 to P42 and their alternate-function pins: IoL = 30 mA, total of P38, P39, P50 to P55, P60 to P615, P80, P81, P90 to P915 and their alternate-function pins: IoL = 30 mA.
 - 7. Refer to IoL1 for IoL of P36 to P39, P614, and P615.
 - **8.** Total of PCD0 to PCD3, PCM0 to PCM5, PCS0 to PCS7, PCT0 to PCT7 and their alternate-function pins: IoL = 30 mA, total of PDH0 to PDH7, PDL0 to PDL15 and their alternate-function pins: IoL = 30 mA.

DC Characteristics $(T_A = -40 \text{ to } +85^{\circ}\text{C}, \ V_{DD} = \text{EV}_{DD} = \text{AV}_{\text{REF0}} = 2.7 \text{ to } 5.5 \text{ V}, \ 2.7 \text{ V} \leq \text{BV}_{DD} \leq \text{V}_{DD}, \ 2.7 \text{ V} \leq \text{AV}_{\text{REF1}} \leq \text{V}_{DD}, \ \text{Vss} = \text{EV}_{\text{SS}} = \text{BV}_{\text{SS}} = \text{AV}_{\text{SS}} = 0 \text{ V}) \ (4/5)$

Parameter	Symbol		Conditions	MIN.	TYP.	MAX.	Unit
Supply current ^{Note} (flash memory version)	I _{DD1}	Normal operation	fxx = 20 MHz (fx = 5 MHz) (in PLL mode) REGC = V_{DD} = 5 V ±10%		43	60	mA
			fxx = 16 MHz (fx = 4 MHz) (in PLL mode) REGC = Capacity $V_{DD} = 5 V \pm 10\%$		27	40	mA
			fxx = 10 MHz (fx = 10 MHz) REGC = V _{DD} = 3 V ±10%		14	29	mA
	I _{DD2}	HALT mode	fxx = 20 MHz (fx = 5 MHz) (in PLL mode) REGC = V_{DD} = 5 V ±10%		18	28	mA
		fx: (ii R Vi fx: R	fxx = 16 MHz (fx = 4 MHz) (in PLL mode) REGC = Capacity $V_{DD} = 5 V \pm 10\%$		11	20	mA
			fxx = 10 MHz (fx = 10 MHz) REGC = V _{DD} = 3 V ±10%		6	11	mA
	IDD3	IDD3 IDLE mode	$f_X = 5 \text{ MHz}$ (when PLL mode off) REGC = $V_{DD} = 5 \text{ V} \pm 10\%$		1200	2000	μΑ
		$f_X = 4 \text{ MHz}$ (when PLL mode off) REGC = Capacity $V_{DD} = 5 \text{ V} \pm 10\%$		900	1600	μΑ	
			fx = 10 MHz (when PLL mode off) REGC = V _{DD} = 3 V ±10%		900	1600	μΑ
	I _{DD4}	Subclock operating mode	fxt = 32.768 kHz Main clock stopped		190	320	μΑ
	IDD5	Subclock IDLE mode	fxt = 32.768 kHz Main clock stopped, watch timer operating		15	60	μΑ
	I _{DD6}	STOP mode	Subclock stopped (XT1 = Vss, when PSMR.XTSTP bit = 1)		0.1	30	μΑ

Note Total current of VDD, EVDD, and BVDD (all ports stopped). AVREFO is not included.

Remark fxx: Main clock frequency

fx: Main clock oscillation frequency

fxt: Subclock frequency

DC Characteristics

$(T_A = -40 \text{ to } +85^{\circ}\text{C}, V_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 2.7 \text{ to } 5.5 \text{ V}, 2.7 \text{ V} \le \text{BV}_{DD} \le \text{V}_{DD}, 2.7 \text{ V} \le \text{AV}_{REF1} \le \text{V}_{DD}, V_{SS} = \text{EV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V})$ (5/5)

Parameter	Symbol		Conditions	MIN.	TYP.	MAX.	Unit
Supply current ^{Note 1} (mask ROM version)	I _{DD1}	Normal operation	fxx = 20 MHz (fx = 5 MHz) (in PLL mode) REGC = VDD = 5 V ±10%		30	45	mA
			fxx = 16 MHz (fx = 4 MHz) (in PLL mode) REGC = Capacity VDD = 5 V ±10%		18	30	mA
			fxx = 10 MHz (fx = 10 MHz) REGC = Vpp = 3 V ±10%		9	18	mA
	I _{DD2}	HALT mode	fxx = 20 MHz (fx = 5 MHz) (in PLL mode) REGC = VDD = 5 V ±10%		17	25	mA
			fxx = 16 MHz (fx = 4 MHz) (in PLL mode) REGC = Capacity $V_{DD} = 5 V \pm 10\%$		10	18	mA
			fxx = 10 MHz (fx = 10 MHz) REGC = V _{DD} = 3 V ±10%		5	10	mA
	Іррз	IDLE mode	$f_X = 5 \text{ MHz}$ (when PLL mode off) REGC = VDD = 5 V $\pm 10\%^{\text{Note 2}}$		900	1400	μΑ
			$f_X = 4 \text{ MHz}$ (when PLL mode off) REGC = Capacity $V_{DD} = 5 \text{ V} \pm 10\%$		600	1000	μΑ
			$f_X = 10 \text{ MHz}$ (when PLL mode off) REGC = VDD = 3 V ±10%		600	1000	μΑ
	I _{DD4}	Subclock operating mode	fxt = 32.768 kHz Main clock stopped		70	160	μΑ
	IDD5	Subclock IDLE mode	f _{XT} = 32.768 kHz Main clock stopped, watch timer operating		15	60	μΑ
	IDD6	STOP mode	Subclock stopped (XT1 = Vss, when PSMR.XTSTP bit = 1)		0.1	30	μΑ

Notes 1. Total current of VDD, EVDD, and BVDD (all ports stopped). AVREFO is not included.

2. When the capacitance of the capacitor in the oscillator is 15 pF.

Remark fxx: Main clock frequency

fx: Main clock oscillation frequency


fxT: Subclock frequency

Data Retention Characteristics

STOP Mode ($T_A = -40 \text{ to } +85^{\circ}\text{C}$)


Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Data retention voltage	VDDDR	STOP mode	2.0		5.5	V
STOP release signal input time	torel		0			μS

Caution Shifting to STOP mode and restoring from STOP mode must be performed within the rated operating range.




AC Characteristics


AC Test Input Measurement Points (VDD, AVREFO, EVDD, BVDD)



AC Test Output Measurement Points



Load Conditions




Caution If the load capacitance exceeds 50 pF due to the circuit configuration, bring the load capacitance of the device to 50 pF or less by inserting a buffer or by some other means.

CLKOUT Output Timing

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, \ V_{DD} = \text{EV}_{DD} = \text{AV}_{\text{REF0}} = 2.7 \text{ to } 5.5 \text{ V}, \ 2.7 \text{ V} \leq \text{BV}_{DD} \leq \text{V}_{DD}, \ 2.7 \text{ V} \leq \text{AV}_{\text{REF1}} \leq \text{V}_{DD}, \ V_{SS} = \text{EV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V}, \ C_L = 50 \text{ pF})$

Parameter	Symbol		Conditions	MIN.	MAX.	Unit
Output cycle	t cyk	<1>		50 ns	30.6 <i>μ</i> s	
High-level width	twкн	<2>	V _{DD} = 4.0 to 5.5 V	tсук/2 – 17		ns
			V _{DD} = 2.7 to 5.5 V	tсүк/2 – 26		ns
Low-level width	twkl	<3>	V _{DD} = 4.0 to 5.5 V	tсук/2 − 17		ns
			V _{DD} = 2.7 to 5.5 V	tcyk/2 - 26		ns
Rise time	t kr	<4>	V _{DD} = 4.0 to 5.5 V		17	ns
			V _{DD} = 2.7 to 5.5 V		26	ns
Fall time	t KF	<5>	V _{DD} = 4.0 to 5.5 V		17	ns
			V _{DD} = 2.7 to 5.5 V		26	ns

Clock Timing



Bus Timing

(1) In multiplex bus mode

(a) Read/write cycle (CLKOUT asynchronous)

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, \ V_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 4.0 \text{ to } 5.5 \text{ V}, \ 4.0 \text{ V} \le \text{BV}_{DD} \le \text{V}_{DD}, \ 4.0 \text{ V} \le \text{AV}_{REF1} \le \text{V}_{DD}, \ \text{V}_{SS} = \text{EV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V}, \ C_L = 50 \text{ pF}) (1/2)$

Parameter	Symbol		Conditions	MIN.	MAX.	Unit
Address setup time (to ASTB↓)	t sast	<6>		(0.5 + tasw)T - 23		ns
Address hold time (from ASTB↓)	t HSTA	<7>		(0.5 + tasw)T - 15		ns
Delay time from RD↓ to address float	t frda	<8>			16	ns
Data input setup time from address	tsaid	<9>			(2 + n + tasw + tahw)T - 40	ns
Data input setup time from RD↓	tsrid	<10>			(1 + n + tasw + tahw)T - 25	ns
Delay time from ASTB↓ to RD, WRm↓	tostrowr	<11>		(0.5 + tahw)T - 20		ns
Data input hold time (from RD↑)	throid	<12>		0		ns
Address output time from RD↑	t DRDA	<13>		(1 + i)T – 16		ns
Delay time from RD, WRm↑ to ASTB↑	tordwrst	<14>		0.5T – 10		ns
Delay time from RD↑ to ASTB↓	t DRDST	<15>		(1.5 + i + tasw)T – 10		ns
RD, WRm low-level width	twrdwrl	<16>		(1 + n)T – 10		ns
ASTB high-level width	twsтн	<17>		(1 + tasw)T - 25		ns
Data output time from WRm↓	towrod	<18>			20	ns
Data output setup time (to WRm1)	tsodwr	<19>		(1 + n)T – 25		ns
Data output hold time (from WRm↑)	thwrod	<20>		T – 15		ns
WAIT setup time (to address)	tsawt1	<21>	n ≥ 1		(1.5 + tasw + tahw)T - 45	ns
	tsawt2	<22>			(1.5 + n + tasw + tahw)T - 45	ns
WAIT hold time (from address)	t HAWT1	<23>	n ≥ 1	(0.5 + n + tasw + tahw)T		ns
	t HAWT2	<24>		(1.5 + n + tasw + tahw)T		ns
WAIT setup time (to ASTB↓)	tsstwt1	<25>	n ≥ 1		(1 + tahw)T - 32	ns
	tsstwt2	<26>			(1 + n + tahw)T - 32	ns
WAIT hold time (from ASTB↓)	thstwt1	<27>	n ≥ 1	(n + tahw)T		ns
	thstwt2	<28>		(1 + n + tahw)T		ns

Remarks 1. tasw: Number of address setup wait clocks

tahw: Number of address hold wait clocks

- **2.** T = 1/fcpu (fcpu: CPU operating clock frequency)
- n: Number of wait clocks inserted in the bus cycleThe sampling timing changes when a programmable wait is inserted.
- **4.** m = 0, 1
- 5. i: Number of idle states inserted after a read cycle (0 or 1)
- 6. The values in the above specifications are values for when clocks with a 1:1 duty ratio are input from X1.

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, \ V_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 2.7 \text{ to } 5.5 \text{ V}, \ 2.7 \text{ V} \le \text{BV}_{DD} \le \text{V}_{DD}, \ 2.7 \text{ V} \le \text{AV}_{REF1} \le \text{V}_{DD}, \ \text{Vss} = \text{EV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V}, \ C_L = 50 \text{ pF}) \ (2/2)$

Parameter	Symb	ol	Conditions	MIN.	MAX.	Unit
Address setup time (to ASTB↓)	t sast	<6>		(0.5 + tasw)T - 42		ns
Address hold time (from ASTB↓)	t hsta	<7>		(0.5 + tasw)T - 30		ns
Delay time from RD↓ to address float	t frda	<8>			32	ns
Data input setup time from address	tsaid	<9>			(2 + n + tasw + tahw)T - 72	ns
Data input setup time from RD↓	tsrid	<10>			(1 + n + tasw + tahw)T - 40	ns
Delay time from ASTB↓ to RD, WRm↓	t dstrdwr	<11>		(0.5 + tahw)T - 35		ns
Data input hold time (from RD↑)	thrdid	<12>		0		ns
Address output time from RD↑	t drda	<13>		(1 + i)T - 32		ns
Delay time from RD, WRm↑ to ASTB↑	t DRDWRST	<14>		0.5T - 20		ns
Delay time from RD↑ to ASTB↓	t DRDST	<15>		(1.5 + i + tasw)T - 20		ns
RD, WRm low-level width	twrdwrl	<16>		(1 + n)T - 20		ns
ASTB high-level width	t wsTH	<17>		(1 + tasw)T - 50		ns
Data output time from WRm↓	t DWROD	<18>			35	ns
Data output setup time (to WRm↑)	tsodwr	<19>		(1 + n)T - 40		ns
Data output hold time (from WRm↑)	thwrod	<20>		T – 30		ns
WAIT setup time (to address)	t SAWT1	<21>	$n \ge 1$		(1.5 + tasw + tahw)T - 80	ns
	tsawt2	<22>			(1.5 + n + tasw + tahw)T - 80	ns
WAIT hold time (from address)	t HAWT1	<23>	n ≥ 1	(0.5 + n + tasw + tahw)T		ns
	t HAWT2	<24>		(1.5 + n + tasw + tahw)T		ns
WAIT setup time (to ASTB↓)	tsstwt1	<25>	n ≥ 1		(1 + tahw)T – 60	ns
	tsstwt2	<26>			(1 + n + tahw)T - 60	ns
WAIT hold time (from ASTB↓)	t HSTWT1	<27>	$n \ge 1$	(n + tahw)T		ns
	thstwt2	<28>		(1 + n + tahw)T		ns

Caution Set the following in accordance with the usage conditions of the CPU operating clock frequency (k = 0 to 3).

• 70 ns < 1/fcpu < 84 ns

Set an address setup wait (AWC.ASWk bit = 1).

• 62.5 ns < 1/fcpu < 70 ns

Set an address setup wait (ASWk bit = 1) and address hold wait (AWC.AHWk bit = 1).


Remarks 1. tasw: Number of address setup wait clocks

tahw: Number of address hold wait clocks


- 2. T = 1/fcpu (fcpu: CPU operating clock frequency)
- **3.** n: Number of wait clocks inserted in the bus cycle

 The sampling timing changes when a programmable wait is inserted.
- **4.** m = 0, 1
- 5. i: Number of idle states inserted after a read cycle (0 or 1)
- 6. The values in the above specifications are values for when clocks with a 1:1 duty ratio are input from X1.

Read Cycle (CLKOUT Asynchronous): In Multiplex Bus Mode



Write Cycle (CLKOUT Asynchronous): In Multiplex Bus Mode



(b) Read/write cycle (CLKOUT synchronous): In multiplex bus mode

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, V_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 4.0 \text{ to } 5.5 \text{ V}, 4.0 \text{ V} \leq \text{BV}_{DD} \leq \text{V}_{DD}, 4.0 \text{ V} \leq \text{AV}_{REF1} \leq \text{V}_{DD}, V_{SS} = \text{EV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V}, C_L = 50 \text{ pF}) (1/2)$

Parameter	Sym	bol	Conditions	MIN.	MAX.	Unit
Delay time from CLKOUT↑ to address	t dka	<29>		0	19	ns
Delay time from CLKOUT↑ to address float	tfka	<30>		0	14	ns
Delay time from CLKOUT↓ to ASTB	t DKST	<31>		0	23	ns
Delay time from CLKOUT↑ to RD, WRm	t dkrdwr	<32>		-22	0	ns
Data input setup time (to CLKOUT↑)	tsidk	<33>		15		ns
Data input hold time (from CLKOUT [↑])	t HKID	<34>		0		ns
Data output delay time from CLKOUT↑	t DKOD	<35>			19	ns
WAIT setup time (to CLKOUT↓)	t swtk	<36>		15		ns
WAIT hold time (from CLKOUT↓)	tнкwт	<37>		0		ns

Remarks 1. m = 0, 1

2. The values in the above specifications are values for when clocks with a 1:1 duty ratio are input from X1.


 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, \ V_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 2.7 \text{ to } 5.5 \text{ V}, \ 2.7 \text{ V} \le \text{BV}_{DD} \le \text{V}_{DD}, \ 2.7 \text{ V} \le \text{AV}_{REF1} \le \text{V}_{DD}, \ \text{Vss} = \text{EV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V}, \ C_L = 50 \text{ pF}) \ (2/2)$

Parameter	Symbol		Conditions	MIN.	MAX.	Unit
Delay time from CLKOUT↑ to address	t dka	<29>		0	19	ns
Delay time from CLKOUT↑ to address	t fka	<30>		0	18	ns
float						
Delay time from CLKOUT↓ to ASTB	tokst	<31>		0	55	ns
Delay time from CLKOUT↑ to RD, WRm	t dkrdwr	<32>		-22	0	ns
Data input setup time (to CLKOUT↑)	tsidk	<33>		30		ns
Data input hold time (from CLKOUT [↑])	thkid	<34>		0		ns
Data output delay time from CLKOUT↑	tokod	<35>			19	ns
WAIT setup time (to CLKOUT↓)	tswтк	<36>		25		ns
WAIT hold time (from CLKOUT↓)	tнкwт	<37>		0		ns


Remarks 1. m = 0, 1

2. The values in the above specifications are values for when clocks with a 1:1 duty ratio are input from X1.

Read Cycle (CLKOUT Synchronous): In Multiplex Bus Mode



Write Cycle (CLKOUT Synchronous): In Multiplex Bus Mode



(2) In separate bus mode

(a) Read cycle (CLKOUT asynchronous): In separate bus mode

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, \ V_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 4.0 \text{ to } 5.5 \text{ V}, \ 4.0 \text{ V} \leq \text{BV}_{DD} \leq \text{V}_{DD}, \ 4.0 \text{ V} \leq \text{AV}_{REF1} \leq \text{V}_{DD}, \ \text{Vss} = \text{EV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V}, \ C_L = 50 \text{ pF}) \ (1/2)$

Parameter	Symb	ool	Conditions	MIN.	MAX.	Unit
Address setup time (to \overline{RD} ↓)	t sard	<38>		(0.5 + tasw)T - 50		ns
Address hold time (from RD↑)	thard	<39>		i – 13		ns
RD low-level width	twrdl	<40>		(1.5 + n + tahw)T - 15		ns
Data setup time (to RD↑)	tsisd	<41>		30		ns
Data hold time (from RD↑)	thisd	<42>		0		ns
Data setup time (to address)	t said	<43>			(2 + n + tasw + tahw)T - 65	ns
$\overline{\text{WAIT}}$ setup time (to $\overline{\text{RD}} \downarrow$)	tsrdwt1	<44>			(0.5 + tahw)T - 32	ns
	tsrdwt2	<45>			(0.5 + n + tанw)T – 32	ns
$\overline{\text{WAIT}}$ hold time (from $\overline{\text{RD}}\downarrow$)	t HRDWT1	<46>		(n – 0.5 + tанw)Т		ns
	thrdwt2	<47>		(n + 0.5 + tahw)T		ns
WAIT setup time (to address)	tsawt1	<48>			(1 + tasw + tahw)T - 65	ns
	tsawt2	<49>			(1 + n + tasw + tahw)T - 65	ns
WAIT hold time (from address)	t HAWT1	<50>		(n + tasw + tahw)T		ns
	thawt2	<51>		(1 + n + tasw + tahw)T		ns

Caution Set the following in accordance with the usage conditions of the CPU operating clock frequency (k = 0 to 3).

• 1/fcpu < 100 ns

Set an address setup wait (ASWk bit = 1).

Remarks 1. tasw: Number of address setup wait clocks

tahw: Number of address hold wait clocks

- 2. T = 1/fcpu (fcpu: CPU operating clock frequency)
- n: Number of wait clocks inserted in the bus cycleThe sampling timing changes when a programmable wait is inserted
- **4.** i: Number of idle states inserted after a read cycle (0 or 1)
- 5. The values in the above specifications are values for when clocks with a 1:1 duty ratio are input from X1.

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, \ V_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 2.7 \text{ to } 5.5 \text{ V}, \ 2.7 \text{ V} \le \text{BV}_{DD} \le \text{V}_{DD}, \ 2.7 \text{ V} \le \text{AV}_{REF1} \le \text{V}_{DD}, \ V_{SS} = \text{EV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V}, \ C_L = 50 \text{ pF}) (2/2)$

Parameter	Symb	ool	Conditions	MIN.	MAX.	Unit
Address setup time (to \overline{RD} ↓)	tsard	<38>		(0.5 + tasw)T - 100		ns
Address hold time (from RD↑)	thard	<39>		i – 26		ns
RD low-level width	twrdl	<40>		(1.5 + n + tahw)T - 30		ns
Data setup time (to RD↑)	tsisp	<41>		60		ns
Data hold time (from RD↑)	thisp	<42>		0		ns
Data setup time (to address)	tsaid	<43>			(2 + n + tasw + tahw)T – 120	ns
WAIT setup time (to RD↓)	tsrdwt1	<44>			(0.5 + tahw)T - 50	ns
	tsrdwt2	<45>			(0.5 + n + tahw)T - 50	ns
$\overline{\text{WAIT}}$ hold time (from $\overline{\text{RD}}\downarrow$)	thrdwt1	<46>		(n – 0.5 + tанw)Т		ns
	thrdwt2	<47>		(n + 0.5 + tahw)T		ns
WAIT setup time (to address)	tsawt1	<48>			(1 + tasw + tahw)T - 130	ns
	tsawt2	<49>			(1 + n + tasw + tahw)T – 130	ns
WAIT hold time (from address)	thawt1	<50>		(n + tasw + tahw)T		ns
	thawt2	<51>		(1 + n + tasw + tahw)T		ns

Caution Set the following in accordance with the usage conditions of the CPU operating clock frequency (k = 0 to 3).

• 1/fcpu < 200 ns

Set an address setup wait (ASWk bit = 1).


Remarks 1. tasw: Number of address setup wait clocks

tahw: Number of address hold wait clocks

- 2. T = 1/fcpu (fcpu: CPU operating clock frequency)
- **3.** n: Number of wait clocks inserted in the bus cycle

 The sampling timing changes when a programmable wait is inserted.
- 4. i: Number of idle states inserted after a read cycle (0 or 1)
- 5. The values in the above specifications are values for when clocks with a 1:1 duty ratio are input from X1.

Read Cycle (CLKOUT Asynchronous): In Separate Bus Mode



(b) Write cycle (CLKOUT asynchronous): In separate bus mode

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, \ V_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 4.0 \text{ to } 5.5 \text{ V}, \ 4.0 \text{ V} \leq \text{BV}_{DD} \leq \text{V}_{DD}, \ 4.0 \text{ V} \leq \text{AV}_{REF1} \leq \text{V}_{DD}, \ \text{Vss} = \text{EV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V}, \ C_L = 50 \text{ pF}) \ (1/2)$

Parameter	Symb	ol	Conditions	MIN.	MAX.	Unit
Address setup time (to WRm↓)	tsawr	<52>		(1 + tasw + tahw)T - 60		ns
Address hold time (from WRm↑)	thawr	<53>		0.5T – 10		ns
WRm low-level width	twwrL	<54>		(0.5 + n)T – 10		ns
Data output time from WRm↓	toosow	<55>		-5		ns
Data setup time (to WRm↑)	tsospw	<56>		(0.5 + n)T – 20		ns
Data hold time (from WRm↑)	thospw	<57>		0.5T – 20		ns
Data setup time (to address)	t saod	<58>		(1 + tasw + tahw)T - 30		ns
WAIT setup time (to WRm↓)	tswrwt1	<59>		30		ns
	tswrwt2	<60>			nT – 30	ns
$\overline{\text{WAIT}}$ hold time (from $\overline{\text{WRm}} \downarrow$)	thwrwt1	<61>		0		ns
	thwrwt2	<62>		nT		ns
WAIT setup time (to address)	tsawt1	<63>			(1 + tasw + tahw)T - 45	ns
	tsawt2	<64>			(1 + n + tasw + tahw)T - 45	ns
WAIT hold time (from address)	t HAWT1	<65>		(n + tasw + tahw)T		ns
	thawt2	<66>		(1 + n + tasw + tahw)T		ns

Caution Set the following in accordance with the usage conditions of the CPU operating clock frequency (k = 0 to 3).

1/fcpu < 60 ns
 Set an address setup wait (ASWk bit = 1).

Remarks 1. m = 0, 1

2. tasw: Number of address setup wait clocks tahw: Number of address hold wait clocks

- **3.** T = 1/fcpu (fcpu: CPU operating clock frequency)
- **4.** n: Number of wait clocks inserted in the bus cycle

 The sampling timing changes when a programmable wait is inserted.
- 5. The values in the above specifications are values for when clocks with a 1:1 duty ratio are input from X1.

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, \ V_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 2.7 \text{ to } 5.5 \text{ V}, \ 2.7 \text{ V} \le \text{BV}_{DD} \le \text{V}_{DD}, \ 2.7 \text{ V} \le \text{AV}_{REF1} \le \text{V}_{DD}, \ \text{Vss} = \text{EV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V}, \ C_L = 50 \text{ pF}) (2/2)$

Parameter	Symb	ol	Conditions	MIN.	MAX.	Unit
Address setup time (to WRm↓)	tsawr	<52>		(1 + tasw + tahw)T - 100		ns
Address hold time (from WRm↑)	thawr	<53>		0.5T – 10		ns
WRm low-level width	twwrl	<54>		(0.5 + n)T – 10		ns
Data output time from WRm↓	toosow	<55>		-5		ns
Data setup time (to WRm↑)	tsospw	<56>		(0.5 + n)T – 35		ns
Data hold time (from WRm↑)	thospw	<57>		0.5T – 35		ns
Data setup time (to address)	tsaod	<58>		(1 + tasw + tahw)T - 55		ns
WAIT setup time (to WRm↓)	tswrwT1	<59>		50		ns
	tswrwt2	<60>			nT – 50	ns
WAIT hold time (from WRm↓)	thwrwt1	<61>		0		ns
	thwrwt2	<62>		nT		ns
WAIT setup time (to address)	tsawt1	<63>			(1 + tasw + tahw)T - 100	ns
	tsawt2	<64>	_		(1 + n + tasw + tahw)T - 100	ns
WAIT hold time (from address)	t HAWT1	<65>		(n + tasw + tahw)T		ns
	t HAWT2	<66>		(1 + n + tasw + tahw)T		ns

Caution Set the following in accordance with the usage conditions of the CPU operating clock frequency (k = 0 to 3).

• 1/fcpu < 100 ns

Set an address setup wait (ASWk bit = 1).


Remarks 1. m = 0, 1

2. tasw: Number of address setup wait clocks tahw: Number of address hold wait clocks

- **3.** T = 1/fcpu (fcpu: CPU operating clock frequency)
- **4.** n: Number of wait clocks inserted in the bus cycle

 The sampling timing changes when a programmable wait is inserted.
- 5. The values in the above specifications are values for when clocks with a 1:1 duty ratio are input from X1.

Write Cycle (CLKOUT Asynchronous): In Separate Bus Mode



(c) Read cycle (CLKOUT synchronous): In separate bus mode

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, \ V_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 4.0 \text{ to } 5.5 \text{ V}, \ 4.0 \text{ V} \leq \text{BV}_{DD} \leq \text{V}_{DD}, \ 4.0 \text{ V} \leq \text{AV}_{REF1} \leq \text{V}_{DD}, \ \text{Vss} = \text{EV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V}, \ C_L = 50 \text{ pF}) \ (1/2)$

Parameter	Symbol		Conditions	MIN.	MAX.	Unit
Delay time from CLKOUT↑ to address, CS	t dksa	<67>		0	35	ns
Data input setup time (to CLKOUT↑)	tsisdk	<68>		15		ns
Data input hold time (from CLKOUT [↑])	t HKISD	<69>		0		ns
Delay time from CLKOUT↓↑ to RD	t DKSR	<70>		0	6	ns
WAIT setup time (to CLKOUT↑)	t swtk	<71>		20		ns
WAIT hold time (from CLKOUT↑)	tнкwт	<72>		0		ns


Remark The values in the above specifications are values for when clocks with a 1:1 duty ratio are input from X1.

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, \ V_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 2.7 \text{ to } 5.5 \text{ V}, \ 2.7 \text{ V} \le \text{BV}_{DD} \le \text{V}_{DD}, \ 2.7 \text{ V} \le \text{AV}_{REF1} \le \text{V}_{DD}, \ \text{Vss} = \text{EV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V}, \ C_L = 50 \text{ pF}) (2/2)$

Parameter	Symbol		Conditions	MIN.	MAX.	Unit
Delay time from CLKOUT↑ to address, CS	t dksa	<67>		0	65	ns
Data input setup time (to CLKOUT↑)	tsisdk	<68>		30		ns
Data input hold time (from CLKOUT1)	t HKISD	<69>		0		ns
Delay time from CLKOUT↓↑ to RD	t DKSR	<70>		0	10	ns
WAIT setup time (to CLKOUT↑)	t swtk	<71>		40		ns
WAIT hold time (from CLKOUT↑)	tнкwт	<72>		0		ns

Remark The values in the above specifications are values for when clocks with a 1:1 duty ratio are input from X1.

Read Cycle (CLKOUT Synchronous, 1 Wait): In Separate Bus Mode



(d) Write cycle (CLKOUT synchronous): In separate bus mode

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, \ V_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 4.0 \text{ to } 5.5 \text{ V}, \ 4.0 \text{ V} \le \text{BV}_{DD} \le \text{V}_{DD}, \ 4.0 \text{ V} \le \text{AV}_{REF1} \le \text{V}_{DD}, \ \text{V}_{SS} = \text{EV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V}, \ C_L = 50 \text{ pF}) \ (1/2)$

Parameter	Symb	ol	Conditions	MIN.	MAX.	Unit
Delay time from CLKOUT↑ to address, CS	t dksa	<73>		0	35	ns
Data output delay time from CLKOUT↑	tokso	<74>		0	10	ns
Delay time from CLKOUT↑↓ to WRm	toksw	<75>		0	10	ns
WAIT setup time (to CLKOUT↑)	t swtk	<76>		20		ns
WAIT hold time (from CLKOUT↑)	tнкwт	<77>		0		ns

Remarks 1. m = 0, 1

2. The values in the above specifications are values for when clocks with a 1:1 duty ratio are input from X1.


 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, \ V_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 2.7 \text{ to } 5.5 \text{ V}, \ 2.7 \text{ V} \le \text{BV}_{DD} \le \text{V}_{DD}, \ 2.7 \text{ V} \le \text{AV}_{REF1} \le \text{V}_{DD}, \ \text{Vss} = \text{EV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V}, \ C_L = 50 \text{ pF}) (2/2)$

Parameter	Symb	ol	Conditions	MIN.	MAX.	Unit
Delay time from CLKOUT↑ to address, CS	t dksa	<73>		0	65	ns
Data output delay time from CLKOUT↑	tokso	<74>		0	15	ns
Delay time from CLKOUT↑↓ to WRm	toksw	<75>		0	15	ns
WAIT setup time (to CLKOUT↑)	t swtk	<76>		40		ns
WAIT hold time (from CLKOUT↑)	tнкwт	<77>		0		ns

Remarks 1. m = 0, 1

2. The values in the above specifications are values for when clocks with a 1:1 duty ratio are input from X1.

Write Cycle (CLKOUT Synchronous): In Separate Bus Mode



(3) Bus hold

(a) CLKOUT asynchronous

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, \ V_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 4.0 \text{ to } 5.5 \text{ V}, \ 4.0 \text{ V} \le \text{BV}_{DD} \le \text{V}_{DD}, \ 4.0 \text{ V} \le \text{AV}_{REF1} \le \text{V}_{DD}, \ \text{Vss} = \text{EV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V}, \ C_L = 50 \text{ pF}) \ (1/2)$

Parameter	Symbol		Conditions	MIN.	MAX.	Unit
HLDRQ high-level width	twнqн	<78>		T + 10		ns
HLDAK low-level width	twhal	<79>		T – 15		ns
Delay time from HLDAK↑ to bus output	t DHAC	<80>		-40		ns
Delay time from HLDRQ↓ to HLDAK↓	tdhqha1	<81>			(2n + 7.5)T + 40	ns
Delay time from HLDRQ↑ to HLDAK↑	tdhqha2	<82>		0.5T	1.5T + 40	ns

Remarks 1. T = 1/fcpu (fcpu: CPU operating clock frequency)

- n: Number of wait clocks inserted in the bus cycleThe sampling timing changes when a programmable wait is inserted.
- 3. The values in the above specifications are values for when clocks with a 1:1 duty ratio are input from X1.


$(T_A = -40 \text{ to } +85^{\circ}\text{C}, \ V_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 2.7 \text{ to } 5.5 \text{ V}, \ 2.7 \text{ V} \le \text{BV}_{DD} \le \text{V}_{DD}, \ 2.7 \text{ V} \le \text{AV}_{REF1} \le \text{V}_{DD}, \ \text{Vss} = \text{EV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V}, \ C_L = 50 \text{ pF}) \ (2/2)$

Parameter	Symbol		Conditions	MIN.	MAX.	Unit
HLDRQ high-level width	twнqн	<78>		T + 10		ns
HLDAK low-level width	twhal	<79>		T – 15		ns
Delay time from HLDAK↑ to bus output	t DHAC	<80>		-80		ns
Delay time from HLDRQ↓ to HLDAK↓	t DHQHA1	<81>			(2n + 7.5)T + 70	ns
Delay time from HLDRQ↑ to HLDAK↑	tdhqha2	<82>		0.5T	1.5T + 70	ns

Remarks 1. T = 1/fcpu (fcpu: CPU operating clock frequency)

- n: Number of wait clocks inserted in the bus cycleThe sampling timing changes when a programmable wait is inserted.
- 3. The values in the above specifications are values for when clocks with a 1:1 duty ratio are input from X1.

Bus Hold (CLKOUT Asynchronous)



(b) CLKOUT synchronous

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, \ V_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 4.0 \text{ to } 5.5 \text{ V}, \ 4.0 \text{ V} \le \text{BV}_{DD} \le \text{V}_{DD}, \ 4.0 \text{ V} \le \text{AV}_{REF1} \le \text{V}_{DD}, \ \text{Vss} = \text{EV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V}, \ C_L = 50 \text{ pF}) \ (1/2)$

Parameter	Symbol		Conditions	MIN.	MAX.	Unit
HLDRQ setup time (to CLKOUT↓)	tsнак	<83>		15		ns
HLDRQ hold time (from CLKOUT↓)	t нкна	<84>		0		ns
Delay time from CLKOUT↑ to bus float	t DKF	<85>			20	ns
Delay time from CLKOUT↑ to HLDAK	t dkha	<86>			20	ns


Remark The values in the above specifications are values for when clocks with a 1:1 duty ratio are input from X1.

$(T_A = -40 \text{ to } +85^{\circ}\text{C}, \ V_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 2.7 \text{ to } 5.5 \text{ V}, \ 2.7 \text{ V} \le \text{BV}_{DD} \le \text{V}_{DD}, \ 2.7 \text{ V} \le \text{AV}_{REF1} \le \text{V}_{DD}, \ \text{Vss} = \text{EV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V}, \ C_L = 50 \text{ pF}) (2/2)$

Parameter	Symbol		Conditions	MIN.	MAX.	Unit
HLDRQ setup time (to CLKOUT↓)	tsнqк	<83>		25		ns
HLDRQ hold time (from CLKOUT↓)	tнкна	<84>		0		ns
Delay time from CLKOUT↑ to bus float	t DKF	<85>			40	ns
Delay time from CLKOUT↑ to HLDAK	t dkha	<86>			40	ns

Remark The values in the above specifications are values for when clocks with a 1:1 duty ratio are input from X1.

Bus Hold (CLKOUT Synchronous)



Basic Operation

(1) Reset/external interrupt timing

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, V_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 2.7 \text{ to } 5.5 \text{ V}, 2.7 \text{ V} \le \text{BV}_{DD} \le \text{V}_{DD}, 2.7 \text{ V} \le \text{AV}_{REF1} \le \text{V}_{DD}, V_{SS} = \text{EV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V}, C_L = 50 \text{ pF})$


Parameter	Sym	nbol		Conditions	MIN.	MAX.	Unit
RESET low-level width	twrsl1	<87>	Reset	in power-on status	2		μS
	twrsl2	<88>	Power-	-on-reset when REGC = VDD	2		μS
			Note	$t_{VR} > 150 \ \mu s$	10		μS
				tvR ≤ 150 <i>μ</i> s	40		μS
NMI high-level width	twnih	<89>	Analog	noise elimination	1		μS
NMI low-level width	twnil	<90>	Analog	noise elimination	1		μS
INTPn high-level width	twiтн	<91>	n = 0 to	o 6 (analog noise elimination)	600		ns
INTPn low-level width	twitl	<92>	n = 0 to	o 6 (analog noise elimination)	600		ns

Note Power-on-reset when REGC = Capacity

Remarks 1. tvR: Time required for VDD to reach 0 V to 4.0 V (= operation lower-limit voltage)

2. The above specification shows the pulse width that is accurately detected as a valid edge. If a pulse narrower than the above specification is input, therefore, it may also be detected as a valid edge.

Reset/Interrupt



Timer Timing

$(T_A = -40 \text{ to } +85^{\circ}\text{C}, V_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 2.7 \text{ to } 5.5 \text{ V}, 2.7 \text{ V} \le \text{BV}_{DD} \le \text{V}_{DD}, 2.7 \text{ V} \le \text{AV}_{REF1} \le \text{V}_{DD}, V_{SS} = \text{EV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V}, C_L = 50 \text{ pF})$

Parameter	Syr	nbol	Conditions	MIN.	MAX.	Unit
TI0n high-level width	tтюн	<93>	REGC = V _{DD} = 5 V ±10%	2/fsam + 100 ^{Note}		ns
TI0n low-level width	t TIOL	<94>	REGC = Capacity, V _{DD} = 4.0 to 5.5 V, REGC = V _{DD} = 2.7 to 5.5 V	2/fsam + 200 ^{Note}		ns
TI5m high-level width	t TI5H	<95>	REGC = V _{DD} = 5 V ±10%	50		ns
TI5m low-level width	tтısl	<96>	REGC = Capacity, V_{DD} = 4.0 to 5.5 V, REGC = V_{DD} = 2.7 to 5.5 V	100		ns

Note f_{sam} = Timer count clock


However, $f_{sam} = f_{xx}/4$ when the TI0n valid edge is selected as the timer count clock.

Remarks 1.
$$n = 00, 01, 10, 11, 20, 21, 30, 31, 40, 41, 50, 51$$

 $m = 0, 1$

2. The above specification shows the pulse width that is accurately detected as a valid edge. If a pulse narrower than the above specification is input, therefore, it may also be detected as a valid edge.

Timer Input Timing



UART Timing

$(T_A = -40 \text{ to } +85^{\circ}\text{C}, \ V_{DD} = \text{EV}_{DD} = \text{AV}_{\text{REF0}} = 2.7 \text{ to } 5.5 \text{ V}, \ 2.7 \text{ V} \leq \text{BV}_{DD} \leq \text{V}_{DD}, \ 2.7 \text{ V} \leq \text{AV}_{\text{REF1}} \leq \text{V}_{DD}, \ V_{SS} = \text{EV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V}, \ C_L = 50 \text{ pF})$

Parameter	Symbol	Conditions	MIN.	MAX.	Unit
Transmit rate				312.5	kbps
ASCK0 frequency		REGC = V _{DD} = 5 V ±10%		12	MHz
		REGC = Capacity, V _{DD} = 4.0 to 5.5 V,		6	MHz
		REGC = $V_{DD} = 2.7 \text{ to } 5.5 \text{ V}$			

CSI0 Timing

(1) Master mode

(TA = -40 to +85°C, VDD = EVDD = AVREF0 = 2.7 to 5.5 V, 2.7 V \leq BVDD \leq VDD, 2.7 V \leq AVREF1 \leq VDD, Vss = EVss = BVss = AVss = 0 V, CL = 50 pF)

Parameter	Sym	bol	Conditions	MIN.	MAX.	Unit
SCK0n cycle time	tkcy1	<99>	REGC = V _{DD} = 4.0 to 5.5 V	200		ns
			REGC = Capacity, V _{DD} = 4.0 to 5.5 V, REGC = V _{DD} = 2.7 to 5.5 V	400		ns
SCK0n high-/low-level width	tkH1, tkL1	<100>		tkcy1/2 - 30		ns
SI0n setup time (to SCK0n)	tsıĸı	<101>	REGC = V _{DD} = 4.0 to 5.5 V	30		ns
			REGC = Capacity, V_{DD} = 4.0 to 5.5 V, REGC = V_{DD} = 2.7 to 5.5 V	50		ns
SI0n hold time (from SCK0n)	tksi1	<102>	REGC = V _{DD} = 5 V ±10%	30		ns
			REGC = Capacity, V _{DD} = 4.0 to 5.5 V, REGC = V _{DD} = 2.7 to 5.5 V	50		ns
Delay time from SCK0n to SO0n	t KSO1	<103>	REGC = V _{DD} = 4.0 to 5.5 V		30	ns
output			REGC = Capacity, V_{DD} = 4.0 to 5.5 V, REGC = V_{DD} = 2.7 to 5.5 V		60	ns


Remark n = 0 to 2

(2) Slave mode

(TA = -40 to +85°C, VDD = EVDD = AVREF0 = 2.7 to 5.5 V, 2.7 V \leq BVDD \leq VDD, 2.7 V \leq AVREF1 \leq VDD, Vss = EVss = BVss = AVss = 0 V, CL = 50 pF)

Parameter	Sym	bol	Conditions	MIN.	MAX.	Unit
SCK0n cycle time	tkCY2	<99>	REGC = V _{DD} = 4.0 to 5.5 V	200		ns
			REGC = Capacity, V_{DD} = 4.0 to 5.5 V, REGC = V_{DD} = 2.7 to 5.5 V	400		ns
SCK0n high-/low-level width	tkH2, tkL2	<100>	REGC = V _{DD} = 4.0 to 5.5 V	45		ns
			REGC = Capacity, V_{DD} = 4.0 to 5.5 V, REGC = V_{DD} = 2.7 to 5.5 V	90		ns
SI0n setup time (to SCK0n)	tsik2	<101>	REGC = V _{DD} = 4.0 to 5.5 V	30		ns
			REGC = Capacity, $V_{DD} = 4.0 \text{ to } 5.5 \text{ V}$, REGC = $V_{DD} = 2.7 \text{ to } 5.5 \text{ V}$	60		ns
SI0n hold time (from SCK0n)	tksi2	<102>	REGC = V _{DD} = 4.0 to 5.5 V	30		ns
			REGC = Capacity, $V_{DD} = 4.0 \text{ to } 5.5 \text{ V}$, REGC = $V_{DD} = 2.7 \text{ to } 5.5 \text{ V}$	60		ns
Delay time from SCK0n to SO0n	tkso2	<103>	REGC = V _{DD} = 4.0 to 5.5 V		50	ns
output			REGC = Capacity, V_{DD} = 4.0 to 5.5 V, REGC = V_{DD} = 2.7 to 5.5 V		100	ns

Remark n = 0 to 2



CSIA Timing

(1) Master mode

(TA = -40 to +85°C, VDD = EVDD = AVREF0 = 2.7 to 5.5 V, 2.7 V \leq BVDD \leq VDD, 2.7 V \leq AVREF1 \leq VDD, Vss = EVss = BVss = AVss = 0 V, CL = 50 pF)

Parameter	Syn	nbol	Conditions	MIN.	MAX.	Unit
SCKAn cycle time	t KCY3	<99>	REGC = V _{DD} = 4.0 to 5.5 V	500		ns
			REGC = Capacity, V _{DD} = 4.0 to 5.5 V, REGC = V _{DD} = 2.7 to 5.5 V	1000		ns
SCKAn high-/low-level width	tкнз, tкьз	<100>		tксүз/2 — 30		ns
SIAn setup time (to SCKAn↑)	tsık3	<101>	REGC = V _{DD} = 4.0 to 5.5 V	30		ns
			REGC = Capacity, V _{DD} = 4.0 to 5.5 V, REGC = V _{DD} = 2.7 to 5.5 V	60		ns
SIAn hold time (from SCKAn↑)	tksi3	<102>	REGC = V _{DD} = 4.0 to 5.5 V	30		ns
			REGC = Capacity, V _{DD} = 4.0 to 5.5 V, REGC = V _{DD} = 2.7 to 5.5 V	60		ns
Delay time from SCKAn↓ to SOAn	tkso3	<103>	REGC = V _{DD} = 4.0 to 5.5 V		30	ns
output			REGC = Capacity, V _{DD} = 4.0 to 5.5 V, REGC = V _{DD} = 2.7 to 5.5 V		60	ns

Remark n = 0, 1

(2) Slave mode

(TA = -40 to +85°C, VDD = EVDD = AVREF0 = 2.7 to 5.5 V, 2.7 V \leq BVDD \leq VDD, 2.7 V \leq AVREF1 \leq VDD, Vss = EVss = BVss = AVss = 0 V, CL = 50 pF)


Parameter	Sym	nbol	Conditions	MIN.	MAX.	Unit
SCKAn cycle time	tkcy4	<99>	REGC = V _{DD} = 4.0 to 5.5 V	840		ns
			REGC = Capacity, V _{DD} = 4.0 to 5.5 V, REGC = V _{DD} = 2.7 to 5.5 V	1700		ns
SCKAn high-/low-level width	tkH4, tkL4	<100>		tkcy4/2 - 30		ns
SIAn setup time (to SCKAn↑)	tsık4	<101>	REGC = V _{DD} = 4.0 to 5.5 V	50		ns
			REGC = Capacity, V _{DD} = 4.0 to 5.5 V, REGC = V _{DD} = 2.7 to 5.5 V	100		ns
SIAn hold time (from SCKAn↑)	tksi4	<102>	REGC = V _{DD} = 4.0 to 5.5 V	50		ns
			REGC = Capacity, V _{DD} = 4.0 to 5.5 V, REGC = V _{DD} = 2.7 to 5.5 V	100		ns
Delay time from SCKAn↓ to SOAn	tkso4	<103>	REGC = V _{DD} = 4.0 to 5.5 V		tcy×2+30 ^{Note}	ns
output			REGC = Capacity, V _{DD} = 4.0 to 5.5 V, REGC = V _{DD} = 2.7 to 5.5 V		$t_{\text{CY}} \times 2 + 60^{\text{Note}}$	ns

Note toy: Internal clock output cycle

fxx (CSISn.CKSAn1, CSISn.CKSAn0 bits = 00), fxx/2 (CKSAn1, CKSAn0 bits = 01)

 $fxx/2^{2}$ (CKSAn1, CKSAn0 bits = 10), $fxx/2^{3}$ (CKSAn1, CKSAn0 bits = 11)

Remark n = 0, 1



I²C Bus Mode (Y Products (Products with On-Chip I²C) Only)

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, \text{ VDD} = \text{EVDD} = \text{AVREF0} = 2.7 \text{ to } 5.5 \text{ V}, 2.7 \text{ V} \leq \text{BVDD} \leq \text{VDD}, 2.7 \text{ V} \leq \text{AVREF1} \leq \text{VDD}, \text{Vss} = \text{EVss} = \text{BVss} = \text{AVss} = 0 \text{ V}, \text{CL} = 50 \text{ pF})$


Pa	rameter	Symbol		Norma	l Mode	High-Spe	eed Mode	Unit
				MIN.	MAX.	MIN.	MAX.	
SCLn clock free	SCLn clock frequency		fclk		100	0	400	kHz
Bus free time		t BUF	<104>	4.7	-	1.3	-	μS
(Between start	and stop conditions)							
Hold time ^{Note 1}		thd:STA	<105>	4.0	I	0.6	_	μS
SCLn clock low	-level width	tLOW	<106>	4.7	-	1.3	-	μS
SCLn clock high	h-level width	t HIGH	<107>	4.0	ı	0.6	-	μS
Setup time for s	Setup time for start/restart conditions		<108>	4.7	-	0.6	_	μs
Data hold time	CBUS compatible master	thd:dat	<109>	5.0	-	-	-	μS
	I ² C mode			O ^{Note 2}	_	O ^{Note 2}	0.9 ^{Note 3}	μs
Data setup time		tsu:dat	<110>	250	-	100 ^{Note 4}	_	ns
SDAn and SCL	n signal rise time	tR	<111>	-	1000	20 + 0.1Cb ^{Note 5}	300	ns
SDAn and SCL	n signal fall time	t⊧	<112>	=	300	20 + 0.1Cb ^{Note 5}	300	ns
Stop condition s	setup time	tsu:sto	<113>	4.0	=	0.6	=	μs
Pulse width of s	spike suppressed by	t sp	<114>	-	-	0	50	ns
Capacitance loa	ad of each bus line	Cb		-	400	=	400	pF

Notes 1. At the start condition, the first clock pulse is generated after the hold time.

- 2. The system requires a minimum of 300 ns hold time internally for the SDAn signal (at V_{IHmin.} of SCLn signal) in order to occupy the undefined area at the falling edge of SCLn.
- 3. If the system does not extend the SCLn signal low hold time (tLow), only the maximum data hold time (thd:DAT) needs to be satisfied.
- **4.** The high-speed mode I²C bus can be used in the normal-mode I²C bus system. In this case, set the high-speed mode I²C bus so that it meets the following conditions.
 - If the system does not extend the SCLn signal's low state hold time: $tsu: DAT \ge 250 \text{ ns}$
 - If the system extends the SCLn signal's low state hold time:
 Transmit the following data bit to the SDAn line prior to the SCLn line release (transmit + tsu:DAT = 1000 + 250 = 1250 ns: Normal mode I²C bus specification).
- 5. Cb: Total capacitance of one bus line (unit: pF)

Remark n = 0, 1

I²C Bus Mode (Y Products (Products with On-Chip I²C) Only)



A/D Converter

$(T_A = -40 \text{ to } +85^{\circ}\text{C}, V_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 2.7 \text{ to } 5.5 \text{ V}, 2.7 \text{ V} \le \text{BV}_{DD} \le \text{V}_{DD}, 2.7 \text{ V} \le \text{AV}_{REF1} \le \text{V}_{DD}, V_{SS} = \text{EV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V})$

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Resolution			10	10	10	bit
Overall error ^{Note 1}		4.0 ≤ AV _{REF0} ≤ 5.5 V		±0.2	±0.4	%FSR
		2.7 ≤ AV _{REF0} ≤ 4.0 V		±0.3	±0.6	%FSR
Conversion time	tconv	4.0 ≤ AV _{REF0} ≤ 5.5 V	14		100	μS
		2.7 ≤ AV _{REF0} ≤ 4.0 V	17		100	μS
Zero-scale error ^{Note 1}		4.0 ≤ AV _{REF0} ≤ 5.5 V			±0.4	%FSR
		2.7 ≤ AV _{REF0} ≤ 4.0 V			±0.6	%FSR
Full-scale errorNote 1		4.0 ≤ AV _{REF0} ≤ 5.5 V			±0.4	%FSR
		2.7 ≤ AV _{REF0} ≤ 4.0 V			±0.6	%FSR
Non-linearity errorNote 2		4.0 ≤ AV _{REF0} ≤ 5.5 V			±2.5	LSB
		2.7 ≤ AV _{REF0} ≤ 4.0 V			±4.5	LSB
Differential linearity		4.0 ≤ AV _{REF0} ≤ 5.5 V			±1.5	LSB
error ^{Note 2}		2.7 ≤ AV _{REF0} ≤ 4.0 V			±2.0	LSB
Analog input voltage	VIAN		0		AV _{REF0}	V
AVREFO current	IA _{REF0}	When using A/D converter		1.0	2.0	mA
		When not using A/D converter		1.0	10	μА

Notes 1. Excluding quantization error (±0.05 %FSR).

2. Excluding quantization error (±0.5 LSB).

Remark LSB: Least Significant Bit FSR: Full Scale Range

D/A Converter

$(T_A = -40 \text{ to } +85^{\circ}\text{C}, V_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 2.7 \text{ to } 5.5 \text{ V}, 2.7 \text{ V} \le \text{BV}_{DD} \le \text{V}_{DD}, 2.7 \text{ V} \le \text{AV}_{REF1} \le \text{V}_{DD}, V_{SS} = \text{EV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V})$

Parameter	Symbol		Conditions		TYP.	MAX.	Unit
Resolution						8	bit
Overall error ^{Notes 1, 2}		Load condition	on = 2 M Ω			1.2	%FSR
		Load condition	on = 4 M Ω			0.8	%FSR
		Load condition	on = 10 MΩ			0.6	%FSR
Settling time ^{Note 2}		C = 30 pF	V _{DD} = 4.5 to 5.5 V			10	μS
			V _{DD} = 2.7 to 4.5 V			15	μS
Output resistance ^{Note 3}	Ro	Output data:	DACSn register = 55H		8		kΩ
AVREF1 currentNote 4	IAV _{REF1}	During D/A conversion			1.5	3.0	mA
		When D/A co	onversion stopped		1.0	10	μА

Notes 1. Excluding quantization error (±0.2 %FSR).

- 2. R is the D/A converter output pin load resistance, and C is the D/A converter output pin load capacitance.
- 3. Value of 1 channel of D/A converter
- 4. Value of 2 channels of D/A converter

Remark n = 0, 1

Flash Memory Programming Characteristics

(TA = 10 to 40°C, VDD = EVDD = AVREF0 = 2.7 to 5.5 V, 2.7 V \leq BVDD \leq VDD, 2.7 V \leq AVREF1 \leq VDD, Vss = EVss = BVss = AVss = 0 V)

(1) Basic characteristics

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Programming operation frequency			2		10	MHz
V _{PP} supply voltage	V _{PP2}	During flash memory programming	9.7	10.0	10.3	V
VDD supply current	ldd	When V _{PP} = V _{PP2} , fxx = 10 MHz, V _{DD} = 5.5 V			60	mA
V _{PP} supply current	I PP	When V _{PP} = V _{PP2}			100	mA
Step erase time	t ER	Note 1	0.196	0.2	0.204	s
Overall erase time	t ERA	When step erase time = 0.2 s, Note 2			20	s/area
Writeback time	twв	Note 3	4.9	5.0	5.1	ms
Number of writebacks	Сwв	When writeback time = 1 ms, Note 4			100	Times
Number of erases/writebacks	CERWB				16	Times
Step write time	twr	Note 5	49	50	51	μS
Overall write time per word	twrw	When step write time = 50 μ s (1 word = 4 bytes), Note 6	49		510	μs/word
Number of rewrites per area	CERWR	1 erase + 1 write after erase = 1 rewrite, Note 7		20		Count/area

Notes 1. The recommended setting value of the step erase time is 0.2 s.


- 2. The prewrite time prior to erasure and the erase verify time (writeback time) are not included.
- 3. The recommended setting value of the writeback time is 5.0 ms.
- **4.** Writeback is executed once by the issuance of the writeback command. Therefore, the retry count must be the maximum value minus the number of commands issued.
- **5.** The recommended setting value of the step writing time is 50 μ s.
- **6.** 100 μ s is added to the actual writing time per word. The internal verify time during and after the writing is not included.
- **7.** When writing initially to shipped products, it is counted as one rewrite for both "erase to write" and "write only".

Example (P: Write, E: Erase)
Shipped product
$$\longrightarrow$$
 P \rightarrow E \rightarrow P \rightarrow E \rightarrow P: 3 rewrites
Shipped product \rightarrow E \rightarrow P \rightarrow E \rightarrow P \rightarrow E \rightarrow P: 3 rewrites

(2) Serial write operation characteristics

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Setup time from V _{DD} ↑ to V _{PP} ↑	toprsr		15			μS
Setup time from V _{PP} ↑ to RESET↑	t PSRRF		10			μS
Count start time from RESET↑ to VPPH	t RFOF		2			μS
Count complete time	tcount				20	ms
VPP counter high-/low-level width	tcH/tcL		8			μS
V _{PP} pulse low-level input voltage	V _{PPL}		0.8V _{DD}		1.2V _{DD}	V
V _{PP} pulse high-level input voltage	V _{PPH}		9.7	10.0	10.3	V

Flash Write Mode Setting Timing



CHAPTER 30 ELECTRICAL SPECIFICATIONS ((A1) GRADE PRODUCTS) (TARGET)

(A1) grade products are as follows.

μPD703216(A1), 703216Y(A1), 703217(A1), 703217Y(A1)

Absolute Maximum Ratings (T_A = 25°C) (1/2)

Parameter	Symbol	Conditions	Ratings	Unit
Supply voltage	V _{DD}	VDD = EVDD = AVREFO	-0.3 to +6.5	V
	BV _{DD}	$BV_{DD} \leq V_{DD}$	-0.3 to V _{DD} + 0.3 ^{Note 1}	V
	EV _{DD}	VDD = EVDD = AVREF0	-0.3 to +6.5	V
	AV _{REF0}	VDD = EVDD = AVREFO	-0.3 to +6.5	V
	AV _{REF1}	$AV_{REF1} \le V_{DD}$ (D/A output mode) $AV_{REF1} = AV_{REF0} = V_{DD}$ (port mode)	-0.3 to V _{DD} + 0.3 ^{Note 1}	V
	Vss	Vss = EVss = BVss = AVss	-0.3 to +0.3	V
	AVss	Vss = EVss = BVss = AVss	-0.3 to +0.3	V
	BVss	Vss = EVss = BVss = AVss	-0.3 to +0.3	V
	EVss	Vss = EVss = BVss = AVss	-0.3 to +0.3	V
Input voltage	VII	P00 to P06, P30 to P35, P38, P39, P40 to P42, P50 to P55, P60 to P613, P80, P81, P90 to P915, RESET	-0.3 to EV _{DD} + 0.3 ^{Note 1}	V
	V _{I2}	PCD0 to PCD3, PCM0 to PCM5, PCS0 to PCS7, PCT0 to PCT7, PDL0 to PDL15, PDH0 to PDH7	-0.3 to BV _{DD} + 0.3 ^{Note 1}	V
	Vıз	P10, P11	-0.3 to AV _{REF1} + 0.3 ^{Note 1}	V
	V _{I4}	P36, P37, P614, P615	-0.3 to +13 ^{Note 2}	V
	VI5	X1, X2, XT1, XT2	-0.3 to V _{DD} + 0.3 ^{Note 1}	V
Analog input voltage	VIAN	P70 to P715	-0.3 to AV _{REF0} + 0.3 ^{Note 1}	V

Notes 1. Be sure not to exceed the absolute maximum ratings (MAX. value) of each supply voltage.

2. When an on-chip pull-up resistor is not specified by a mask option. The same as V₁₁ when a pull-up resistor is specified.

Absolute Maximum Ratings (T_A = 25°C) (2/2)

Parameter	Symbol	Conditions		Ratings	Unit
Output current, low	Іоц	P00 to P06, P10, P11, P30 to P35, P40 to P42, P50 to P55, P60 to P613, P80, P81, P90 to P915, PCD0 to PCD3, PCM0 to PCM5, PCS0 to PCS7, PCT0 to PCT7, PDL0 to PDL15, PDH0 to PDH7	Per pin	16	mA
		P36 to P39, P614, P615		24	mA
		P00 to P06, P30 to P39, P40 to P42	Total of all	28	mA
		P50 to P55, P60 to P615, P80, P81, P90 to P915	pins: 56 mA	28	
		PCD0 to PCD3, PCM0 to PCM5, PCS0 to PCS7, PCT0 to PCT7	Total of all pins:	28	mA
		PDL0 to PDL15, PDH0 to PDH7	56 mA	28	mA
Output current, high	Іон	Per pin	-8	mA	
		P00 to P06, P30 to P35, P40 to P42	Total of all	-24	
		P50 to P55, P60 to P613, P80, P81, P90 to P915	pins: -48 mA	-24	mA
		PCD0 to PCD3, PCM0 to PCM5, PCS0 to PCS7, PCT0 to PCT7	Total of all pins:	-24	mA
		PDL0 to PDL15, PDH0 to PDH7	–48 mA	-24	mA
		P10, P11	Per pin	-8	
Operating ambient temperature	Та			-40 to +110	°C
Storage temperature	T _{stg}			-65 to +150	°C

- Cautions 1. Do not directly connect the output (or I/O) pins of IC products to each other, or to VDD, VCC, and GND. Open-drain pins or open-collector pins, however, can be directly connected to each other. Direct connection of the output pins between an IC product and an external circuit is possible, if the output pins can be set to the high-impedance state and the output timing of the external circuit is designed to avoid output conflict.
 - 2. Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded. The ratings and conditions indicated for DC characteristics and AC characteristics represent the quality assurance range during normal operation.

Capacitance (TA = 25°C, VDD = EVDD = AVREF0 = BVDD = AVREF1 = VSS = EVSS = BVSS = AVSS = 0 V)

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit	
Input capacitance	С	fx = 1 MHz	P70 to P715			15	pF
I/O capacitance	Сю	Unmeasured pins	Note			15	pF
	returned to 0 V	P36 to P39,			20	pF	
			P614, P615				

Note P00 to P06, P10, P11, P30 to P35, P40 to P42, P50 to P55, P60 to P613, P80, P81, P90 to P915, PCD0 to PCD3, PCM0 to PCM5, PCS0 to PCS7, PCT0 to PCT7, PDL0 to PDL15, PDH0 to PDH7

Remark fx: Main clock oscillation frequency


Operating Conditions

 $(T_A = -40 \text{ to } +110^{\circ}\text{C}, \ V_{DD} = \text{EV}_{DD} = \text{AV}_{\text{REF0}} = 3.5 \text{ to } 5.5 \text{ V}, \ 3.5 \text{ V} \leq \text{BV}_{DD} \leq \text{V}_{DD}, \ 3.5 \text{ V} \leq \text{AV}_{\text{REF1}} \leq \text{V}_{DD}, \ \text{Vss} = \text{EV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V}, \ C_L = 50 \text{ pF})$

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Internal system clock frequency	fclk	REGC = V_{DD} = 5 V ±10% In PLL mode (fx = 2 to 5 MHz)	0.25		20	MHz
		REGC = Capacity, $V_{DD} = 4.0$ to 5.5 V In PLL mode (fx = 2 to 4 MHz)			16	MHz
		REGC = V _{DD} = 3.5 to 5.5 V In PLL mode (f _x = 2 to 3 MHz)	0.25		12	MHz
		REGC = V _{DD} = 3.5 to 5.5 V	0.0625		10	MHz
		REGC = V _{DD} = 3.5 to 5.5 V, operating with subclock		32.768		kHz

Remark fx: Main clock oscillation frequency

Internal System Clock Frequency vs. Supply Voltage



PLL Characteristics (T_A = -40 to +110°C, V_{DD} = 3.5 to 5.5 V, V_{SS} = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Input frequency	fx		2		5	MHz
Output frequency	fxx		8		20	MHz
Lock time	t PLL	After V _{DD} reaches 3.5 V (MIN.)			200	μS

Main Clock Oscillator Characteristics (TA = -40 to +110°C, VDD = 3.5 to 5.5 V, Vss = 0 V)

Resonator	Recommended Circuit	Parameter	Conditions	MIN.	TYP.	MAX.	Unit
Ceramic resonator	X1 X2	Oscillation frequency (fx) ^{Note 1}		2		10	MHz
		Oscillation stabilization time ^{Note 2}	After reset is released		2 ¹⁵ /fx		s
			After STOP mode is released		Note 3		S
Crystal resonator	I I X1 X2 I	Oscillation frequency (fx) ^{Note 1}		2		10	MHz
		Oscillation stabilization time Note 2			2 ¹⁵ /fx		S
			After STOP mode is released		Note 3		S
External clock	X1 X2 SExternal clock	X1, X2 input frequency (fx)	REGC = V _{DD} Duty = 50% ±5%	2		10	MHz

Notes 1. Indicates only oscillator characteristics.

- 2. Time required to stabilize the resonator after reset or STOP mode is released.
- 3. The value differs depending on the OSTS register settings.

Cautions 1. When using the main clock oscillator, wire as follows in the area enclosed by the broken lines in the above figures to avoid an adverse effect from wiring capacitance.

- Keep the wiring length as short as possible.
- Do not cross the wiring with the other signal lines.
- Do not route the wiring near a signal line through which a high fluctuating current flows.
- Always make the ground point of the oscillator capacitor the same potential as Vss.
- Do not ground the capacitor to a ground pattern through which a high current flows.
- Do not fetch signals from the oscillator.
- When the main clock is stopped and the device is operating on the subclock, wait until the oscillation stabilization time has been secured by the program before switching back to the main clock.

Subclock Oscillator Characteristics (TA = -40 to +110°C, VDD = 3.5 to 5.5 V, Vss = 0 V)

Resonator	Recommended Circuit	Parameter	Conditions	MIN.	TYP.	MAX.	Unit
Crystal resonator	T XT1 XT2	Oscillation frequency (fxT) ^{Note 1}		32	32.768	35	kHz
	± ± ±	Oscillation stabilization time ^{Note 2}			10		w
External clock	XT1 XT2	XT1 input frequency (fxT) ^{Note 1} Duty = 50% ±5%	REGC = V _{DD}	32		35	kHz

- **Notes 1.** Indicates only oscillator characteristics.
 - 2. Time required from when V_{DD} reaches oscillation voltage range (3.5 V (MIN.)) to when the crystal resonator stabilizes.
- Cautions 1. When using the subclock oscillator, wire as follows in the area enclosed by the broken lines in the above figures to avoid an adverse effect from wiring capacitance.
 - · Keep the wiring length as short as possible.
 - Do not cross the wiring with the other signal lines.
 - Do not route the wiring near a signal line through which a high fluctuating current flows.
 - Always make the ground point of the oscillator capacitor the same potential as Vss.
 - Do not ground the capacitor to a ground pattern through which a high current flows.
 - Do not fetch signals from the oscillator.
 - 2. The subclock oscillator is designed as a low-amplitude circuit for reducing power consumption, and is more prone to malfunction due to noise than the main clock oscillator. Particular care is therefore required with the wiring method when the subclock is used.

DC Characteristics (TA = -40 to $+110^{\circ}$ C, VDD = EVDD = AVREF0 = 3.5 to 5.5 V, 3.5 V \leq BVDD \leq VDD, 3.5 V \leq AVREF1 \leq VDD, Vss = EVss = BVss = AVss = 0 V) (1/4)

Parameter	Symbol	Condition	ons	MAX.	Unit
Output current, high	І он1	Per pin for P00 to P06, P10, P P42, P50 to P55, P60 to P613,		-4.0	mA
		Total of P00 to P06, P30 to	EV _{DD} = 4.0 to 5.5 V	-24	mA
		P35, P40 to P42	EV _{DD} = 3.5 to 5.5 V	-12	mA
		Total of P50 to P55, P60 to	EV _{DD} = 4.0 to 5.5 V	-24	mA
		P613, P80, P81, P90 to P915	EV _{DD} = 3.5 to 5.5 V	-12	mA
	10н2	Per pin for PCD0 to PCD3, PC PCS7, PCT0 to PCT7, PDH0 to	<i>'</i>	-4.0	mA
		Total of PCD0 to PCD3,	BV _{DD} = 4.0 to 5.5 V	-24	mA
		PCM0 to PCM5, PCS0 to PCS7, PCT0 to PCT7	BV _{DD} = 3.5 to 5.5 V	-12	mA
		Total of PDL0 to PDL15,	BV _{DD} = 4.0 to 5.5 V	-24	mA
		PDH0 to PDH7	BV _{DD} = 3.5 to 5.5 V	-12	mA
Output current, low	lol1	Per pin for P00 to P06, P10, P P42, P50 to P55, P60 to P613,	8	mA	
		Per pin for P36 to P39	EV _{DD} = 4.0 to 5.5 V	12	mA
			EV _{DD} = 3.5 to 5.5 V	6.4	mA
		Per pin for P614, P615	EV _{DD} = 4.0 to 5.5 V	8	mA
			EV _{DD} = 3.5 to 5.5 V	4	mA
		Total of P00 to P06, P30 to P3	7, P40 to P42	24	mA
		Total of P38, P39, P50 to P55, P90 to P915	P60 to P615, P80, P81,	24	mA
	l _{OL2}	Per pin for PCD0 to PCD3, PC PCS7, PCT0 to PCT7, PDH0 to		8	mA
		Total of PCD0 to PCD3, PCM0 PCS7, PCT0 to PCT7	to PCM5, PCS0 to	24	mA
		Total of PDL0 to PDL15, PDH0	to PDH7	24	mA

DC Characteristics

 $(T_A = -40 \text{ to } +110^{\circ}\text{C}, V_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 3.5 \text{ to } 5.5 \text{ V}, 3.5 \text{ V} \le \text{BV}_{DD} \le \text{V}_{DD}, 3.5 \text{ V} \le \text{AV}_{REF1} \le \text{V}_{DD}, V_{SS} = \text{EV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V})$

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Input voltage, high	V _{IH1}	Note 1	0.7EV _{DD}		EV _{DD}	V
	V _{IH2}	Note 2	0.8EV _{DD}		EV _{DD}	V
	V _{IH3}	Note 3	0.7BV _{DD}		BV _{DD}	V
	V _{IH4}	P70 to P715	0.7AVREF0		AV _{REF0}	V
	V _{IH5}	P10, P11 ^{Note 4}	0.7AVREF1		AV _{REF1}	V
	VIH6	P36, P37, P614, P615	0.7EV _{DD}		12 ^{Note 5}	V
	V _{IH7}	X1, X2, XT1, XT2	V _{DD} - 0.5		V _{DD}	V
Input voltage, low	V _{IL1}	Note 1	EVss		0.3EV _{DD}	V
	V _{IL2}	Note 2	EVss		0.2EV _{DD}	V
	VIL3	Note 3	BVss		0.3BV _{DD}	V
	V _{IL4}	P70 to P715	AVss		0.3AVREF0	V
	VIL5	P10, P11 ^{Note 4}	AVss		0.3AVREF1	V
	VIL6	P36, P37, P614, P615	EVss		0.3EV _{DD}	V
	VIL7	X1, X2, XT1, XT2	Vss		0.4	V

Notes 1. P00, P01, P30, P41, P60 to P65, P67, P611, P98, P911 and their alternate-function pins.

- **2.** RESET, P02 to P06, P31 to P35, P38, P39, P40, P42, P50 to P55, P66, P68 to P610, P612, P613, P80, P81, P90 to P97, P99, P910, P912 to P915 and their alternate-function pins.
- **3.** PCD0 to PCD3, PCM0 to PCM5, PCS0 to PCS7, PCT0 to PCT7, PDL0 to PDL15, PDH0 to PDH7 and their alternate-function pins.
- **4.** When used as port pins, set AVREF1 = AVREF0 = VDD.
- **5.** When an on-chip pull-up resistor is not specified by a mask option. EV_{DD} when a pull-up resistor is specified.

DC Characteristics

$(T_A = -40 \text{ to } +110^{\circ}\text{C}, V_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 3.5 \text{ to } 5.5 \text{ V}, 3.5 \text{ V} \le \text{BV}_{DD} \le \text{V}_{DD}, 3.5 \text{ V} \le \text{AV}_{REF1} \le \text{V}_{DD}, V_{SS} = \text{EV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V})$

Parameter	Symbol	С	onditions	MIN.	TYP.	MAX.	Unit
Output voltage, high	V _{OH1}	Note 1	$I_{OH} = -1.6 \text{ mA},$ $EV_{DD} = 4.0 \text{ to } 5.5 \text{ V}$	EV _{DD} – 1.0		EV _{DD}	V
		Note 2	$I_{OH} = -0.08 \text{ mA},$ $EV_{DD} = 3.5 \text{ to } 5.5 \text{ V}$	EV _{DD} - 0.5		EV _{DD}	V
	V _{OH2}	Note 3	$I_{OH} = -1.6 \text{ mA},$ $BV_{DD} = 4.0 \text{ to } 5.5 \text{ V}$	BV _{DD} – 1.0		BV _{DD}	V
		Note 4	$I_{OH} = -0.08 \text{ mA},$ $BV_{DD} = 3.5 \text{ to } 5.5 \text{ V}$	BV _{DD} - 0.5		BV _{DD}	V
	Vонз	P10, P11 ^{Note 5}	Iон = −1.6 mA	AVREF1 – 1.0		AV _{REF1}	V
			Iон = −0.08 mA	AVREF1 – 0.5		AV _{REF1}	V
Output voltage, low	V _{OL1}	Note 6	IoL = 1.6 mA ^{Note 7}	0		0.8	V
	V _{OL2}	Note 8	IoL = 1.6 mA ^{Note 7}	0		0.8	V
	Vol3	P10, P11 ^{Note 5}	IoL = 1.6 mA	0		0.8	V
	V _{OL4}	P36 to P39	IoL = 12 mA, EV _{DD} = 4.0 to 5.5 V	0		2.0	V
			IoL = 6.4 mA, EVDD = 3.5 to 5.5 V	0		1.0	V
	V _{OL5}	P614, P615	IoL = 8 mA, EVDD = 4.0 to 5.5 V	0		2.0	V
			IoL = 4 mA, EVDD = 3.5 to 5.5 V	0		1.0	V
Input leakage current, high	Ішн	VIN = VDD				10.0	μА
Input leakage current, low	ILIL	Vin = 0 V				-10.0	μА
Output leakage current, high	Ісон	Vo = VDD				10.0	μΑ
Output leakage current, low	ILOL	Vo = 0 V	Vo = 0 V			-10.0	μΑ
Pull-up resistor	R∟	VIN = 0 V		10	30	120	kΩ

- **Notes 1.** Total of P00 to P06, P30 to P35, P40 to P42 and their alternate-function pins: loh = -24 mA, total of P50 to P55, P60 to P613, P80, P81, P90 to P915 and their alternate-function pins: loh = -24 mA.
 - **2.** Total of P00 to P06, P30 to P35, P40 to P42 and their alternate-function pins: $I_{OH} = -12 \text{ mA}$, total of P50 to P55, P60 to P613, P80, P81, P90 to P915 and their alternate-function pins: $I_{OH} = -12 \text{ mA}$.
 - 3. Total of PCD0 to PCD3, PCM0 to PCM5, PCS0 to PCS7, PCT0 to PCT7: $I_{OH} = -24 \text{ mA}$, total of PDH0 to PDH7, PDL0 to PDL15 and their alternate-function pins: $I_{OH} = -24 \text{ mA}$.
 - **4.** Total of PCD0 to PCD3, PCM0 to PCM5, PCS0 to PCS7, PCT0 to PCT7: $I_{OH} = -12 \text{ mA}$, total of PDH0 to PDH7, PDL0 to PDL15 and their alternate-function pins: $I_{OH} = -12 \text{ mA}$.
 - **5.** When used as port pins, set $AV_{REF1} = AV_{REF0} = V_{DD}$.
 - 6. Total of P00 to P06, P30 to P37, P40 to P42 and their alternate-function pins: IoL = 24 mA, total of P38, P39, P50 to P55, P60 to P615, P80, P81, P90 to P915 and their alternate-function pins: IoL = 24 mA.
 - 7. Refer to IoL1 for IoL of P36 to P39, P614, and P615.
 - **8.** Total of PCD0 to PCD3, PCM0 to PCM5, PCS0 to PCS7, PCT0 to PCT7 and their alternate-function pins: IoL = 24 mA, total of PDH0 to PDH7, PDL0 to PDL15 and their alternate-function pins: IoL = 24 mA.

DC Characteristics (TA = -40 to $+110^{\circ}$ C, VDD = EVDD = AVREF0 = 3.5 to 5.5 V, 3.5 V \leq BVDD \leq VDD, 3.5 V \leq AVREF1 \leq VDD, Vss = EVss = BVss = AVss = 0 V) (4/4)

Parameter	Symbol		Conditions	MIN.	TYP.	MAX.	Unit
Supply current ^{Note}	I _{DD1}	Normal operation All peripheral	fxx = 20 MHz (fx = 5 MHz) (in PLL mode) REGC = V_{DD} = 5 V ±10%		30	47	mA
		functions operating	fxx = 16 MHz (fx = 4 MHz) (in PLL mode) REGC = Capacity $V_{DD} = 5 V \pm 10\%$		18	32	mA
	I _{DD2}	All peripheral functions operating fixx = (in Fix Page 1) Fix Page 2) Fix Page 2 Fix Page	fxx = 20 MHz (fx = 5 MHz) (in PLL mode) REGC = V_{DD} = 5 V ±10%		17	27	mA
			fxx = 16 MHz (fx = 4 MHz) (in PLL mode) REGC = Capacity $V_{DD} = 5 V \pm 10\%$		10	20	mA
	Іррз	Watch timer operating f	fx = 5 MHz (when PLL mode off) REGC = $V_{DD} = 5 \text{ V} \pm 10\%$		900	3300	μΑ
			$f_X = 4 \text{ MHz}$ (when PLL mode off) REGC = Capacity $V_{DD} = 5 \text{ V} \pm 10\%$		600	2300	μΑ
	I _{DD4}	Subclock operating mode	fxt = 32.768 kHz Main clock stopped		70	1460	μА
	IDD5	Subclock IDLE mode	fxt = 32.768 kHz Main clock stopped, watch timer operating		15	1360	μА
	IDD6	STOP mode	Subclock stopped (XT1 = Vss, when PSMR.XTSTP bit = 1)		0.1	1330	μΑ

Note Total current of VDD, EVDD, and BVDD (all ports stopped). AVREFO is not included.

Remark fxx: Main clock frequency

fx: Main clock oscillation frequency


fxT: Subclock frequency

Data Retention Characteristics

STOP Mode ($T_A = -40 \text{ to } +110^{\circ}\text{C}$)


Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Data retention voltage	VDDDR	STOP mode	2.0		5.5	V
STOP release signal input time	tdrel		0			μS

Caution Shifting to STOP mode and restoring from STOP mode must be performed within the rated operating range.




AC Characteristics


AC Test Input Measurement Points (VDD, AVREFO, EVDD, BVDD)



AC Test Output Measurement Points



Load Conditions




Caution If the load capacitance exceeds 50 pF due to the circuit configuration, bring the load capacitance of the device to 50 pF or less by inserting a buffer or by some other means.

CLKOUT Output Timing

(Ta = -40 to +110°C, Vdd = EVdd = AVREF0 = 3.5 to 5.5 V, 3.5 V \leq BVdd \leq Vdd, 3.5 V \leq AVREF1 \leq Vdd, Vss = EVss = BVss = AVss = 0 V, CL = 50 pF)

Parameter	Sym	bol	Conditions	MIN.	MAX.	Unit
Output cycle	tсүк	<1>		50 ns	30.6 μs	
High-level width	twкн	<2>	V _{DD} = 4.0 to 5.5 V	tсук/2 – 18		ns
			V _{DD} = 3.5 to 5.5 V	tсук/2 – 26		ns
Low-level width	twkl	<3>	V _{DD} = 4.0 to 5.5 V	tсук/2 – 18		ns
			V _{DD} = 3.5 to 5.5 V	tсук/2 - 26		ns
Rise time	t kr	<4>	V _{DD} = 4.0 to 5.5 V		18	ns
			V _{DD} = 3.5 to 5.5 V		26	ns
Fall time	t kF	<5>	V _{DD} = 4.0 to 5.5 V		18	ns
			V _{DD} = 3.5 to 5.5 V		26	ns

Clock Timing



Basic Operation

(1) Reset/external interrupt timing

 $(T_A = -40 \text{ to } +110^{\circ}\text{C}, \ V_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 3.5 \text{ to } 5.5 \text{ V}, \ 3.5 \text{ V} \leq \text{BV}_{DD} \leq \text{V}_{DD}, \ 3.5 \text{ V} \leq \text{AV}_{REF1} \leq \text{V}_{DD}, \ V_{SS} = \text{EV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V}, \ C_L = 50 \text{ pF})$


Parameter	Sym	bol	ool Conditions		MIN.	MAX.	Unit
RESET low-level width	twrsl1	<87>	Reset in power-on status		2		μs
	twrsl2	<88>	Power-on-reset when REGC = VDD		2		μs
			Note	$t_{VR} > 150 \ \mu s$	10		μs
				tvR ≤ 150 <i>μ</i> s	45		μs
NMI high-level width	twnih	<89>	Analog	g noise elimination	1		μs
NMI low-level width	twnil	<90>	Analog	g noise elimination	1		μs
INTPn high-level width	twiтн	<91>	n = 0 to 6 (analog noise elimination)		600		ns
INTPn low-level width	twitl	<92>	n = 0 t	to 6 (analog noise elimination)	600		ns

Note Power-on-reset when REGC = Capacity

Remarks 1. tvr: Time required for VDD to reach 0 V to 4.0 V (= operation lower-limit voltage)

2. The above specification shows the pulse width that is accurately detected as a valid edge. If a pulse narrower than the above specification is input, therefore, it may also be detected as a valid edge.

Reset/Interrupt



Timer Timing

 $(T_A = -40 \text{ to } +110^{\circ}\text{C}, \ V_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 3.5 \text{ to } 5.5 \text{ V}, \ 3.5 \text{ V} \leq \text{BV}_{DD} \leq \text{V}_{DD}, \ 3.5 \text{ V} \leq \text{AV}_{REF1} \leq \text{V}_{DD}, \ V_{SS} = \text{EV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V}, \ C_L = 50 \text{ pF})$

Parameter	Symbol		Conditions	MIN.	MAX.	Unit
TI0n high-level width	t тюн	<93>	REGC = V _{DD} = 5 V ±10%	2/fsam + 100 ^{Note}		ns
TI0n low-level width	t⊤io∟	<94>	REGC = Capacity, V _{DD} = 4.0 to 5.5 V, REGC = V _{DD} = 3.5 to 5.5 V	2/fsam + 200 ^{Note}		ns
TI5m high-level width	t т15H	<95>	REGC = V _{DD} = 5 V ±10%	50		ns
TI5m low-level width	t TI5L	<96>	REGC = Capacity, $V_{DD} = 4.0$ to 5.5 V, REGC = $V_{DD} = 3.5$ to 5.5 V	100		ns

Note f_{sam} = Timer count clock


However, $f_{sam} = f_{xx}/4$ when the TIOn valid edge is selected as the timer count clock.

Remarks 1.
$$n = 00, 01, 10, 11, 20, 21, 30, 31, 40, 41, 50, 51$$

 $m = 0, 1$

2. The above specification shows the pulse width that is accurately detected as a valid edge. If a pulse narrower than the above specification is input, therefore, it may also be detected as a valid edge.

Timer Input Timing



UART Timing

 $(T_A = -40 \text{ to } +110^{\circ}\text{C}, \ V_{DD} = \text{EV}_{DD} = \text{AV}_{\text{REF0}} = 3.5 \text{ to } 5.5 \text{ V}, \ 3.5 \text{ V} \leq \text{BV}_{DD} \leq \text{V}_{DD}, \ 3.5 \text{ V} \leq \text{AV}_{\text{REF1}} \leq \text{V}_{DD}, \ V_{SS} = \text{EV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V}, \ C_L = 50 \text{ pF})$

Parameter	Symbol	Conditions	MIN.	MAX.	Unit
Transmit rate				312.5	kbps
ASCK0 frequency		REGC = V _{DD} = 5 V ±10%		12	MHz
		REGC = Capacity, V _{DD} = 4.0 to 5.5 V, REGC = V _{DD} = 3.5 to 5.5 V		6	MHz

CSI0 Timing

(1) Master mode

 $(T_A = -40 \text{ to } +110^{\circ}\text{C}, V_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 3.5 \text{ to } 5.5 \text{ V}, 3.5 \text{ V} \leq \text{BV}_{DD} \leq \text{V}_{DD}, 3.5 \text{ V} \leq \text{AV}_{REF1} \leq \text{V}_{DD}, V_{SS} = \text{EV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V}, C_L = 50 \text{ pF})$

Parameter	Sym	bol	Conditions	MIN.	MAX.	Unit
SCK0n cycle time	tkcy1	<99>	REGC = V _{DD} = 4.0 to 5.5 V	200		ns
			REGC = Capacity, $V_{DD} = 4.0$ to 5.5 V, REGC = $V_{DD} = 3.5$ to 5.5 V	400		ns
SCK0n high-/low-level width	tkH1, tkL1	<100>		tkcy1/2 - 30		ns
SI0n setup time (to SCK0n)	tsıĸı	<101>	REGC = V _{DD} = 4.0 to 5.5 V	33		ns
			REGC = Capacity, $V_{DD} = 4.0$ to 5.5 V, REGC = $V_{DD} = 3.5$ to 5.5 V	58		ns
SI0n hold time (from SCK0n)	tksi1	<102>	REGC = V _{DD} = 5 V ±10%	30		ns
			REGC = Capacity, V _{DD} = 4.0 to 5.5 V, REGC = V _{DD} = 3.5 to 5.5 V	50		ns
Delay time from SCK0n to SO0n	tkso1	<103>	REGC = V _{DD} = 4.0 to 5.5 V		30	ns
output			REGC = Capacity, V _{DD} = 4.0 to 5.5 V, REGC = V _{DD} = 3.5 to 5.5 V		60	ns


Remark n = 0 to 2

(2) Slave mode

(TA = -40 to $+110^{\circ}$ C, VDD = EVDD = AVREF0 = 3.5 to 5.5 V, 3.5 V \leq BVDD \leq VDD, 3.5 V \leq AVREF1 \leq VDD, Vss = EVss = BVss = AVss = 0 V, CL = 50 pF)

Parameter	Sym	bol	Conditions	MIN.	MAX.	Unit
SCK0n cycle time	tkCY2	<99>	REGC = V _{DD} = 4.0 to 5.5 V	200		ns
			REGC = Capacity, V_{DD} = 4.0 to 5.5 V, REGC = V_{DD} = 3.5 to 5.5 V	400		ns
SCK0n high-/low-level width	tkH2, tkL2	<100>	REGC = V _{DD} = 4.0 to 5.5 V	45		ns
			REGC = Capacity, V_{DD} = 4.0 to 5.5 V, REGC = V_{DD} = 3.5 to 5.5 V	90		ns
SI0n setup time (to SCK0n)	tsik2	<101>	REGC = V _{DD} = 4.0 to 5.5 V	30		ns
			REGC = Capacity, $V_{DD} = 4.0$ to 5.5 V, REGC = $V_{DD} = 3.5$ to 5.5 V	60		ns
SI0n hold time (from SCK0n)	tksi2	<102>	REGC = V _{DD} = 4.0 to 5.5 V	30		ns
			REGC = Capacity, $V_{DD} = 4.0$ to 5.5 V, REGC = $V_{DD} = 3.5$ to 5.5 V	60		ns
Delay time from SCK0n to SO0n	tkso2	<103>	REGC = V _{DD} = 4.0 to 5.5 V		50	ns
output			REGC = Capacity, V_{DD} = 4.0 to 5.5 V, REGC = V_{DD} = 3.5 to 5.5 V		100	ns

Remark n = 0 to 2



CSIA Timing

(1) Master mode

 $(T_A = -40 \text{ to } +110^{\circ}\text{C}, V_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 3.5 \text{ to } 5.5 \text{ V}, 3.5 \text{ V} \leq \text{BV}_{DD} \leq \text{V}_{DD}, 3.5 \text{ V} \leq \text{AV}_{REF1} \leq \text{V}_{DD}, V_{SS} = \text{EV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V}, C_L = 50 \text{ pF})$

Parameter	Sym	nbol	Conditions	MIN.	MAX.	Unit
SCKAn cycle time	tксүз	<99>	REGC = V _{DD} = 4.0 to 5.5 V	500		ns
			REGC = Capacity, V_{DD} = 4.0 to 5.5 V, REGC = V_{DD} = 3.5 to 5.5 V	1000		ns
SCKAn high-/low-level width	tкнз, tкLз	<100>		tксүз/2 — 30		ns
SIAn setup time (to SCKAn↑)	tsıкз	<101>	REGC = V _{DD} = 4.0 to 5.5 V	39		ns
			REGC = Capacity, V_{DD} = 4.0 to 5.5 V, REGC = V_{DD} = 3.5 to 5.5 V	68		ns
SIAn hold time (from SCKAn↑)	t _{KSI3}	<102>	REGC = V _{DD} = 4.0 to 5.5 V	30		ns
			REGC = Capacity, V_{DD} = 4.0 to 5.5 V, REGC = V_{DD} = 3.5 to 5.5 V	60		ns
Delay time from SCKAn↓ to SOAn	tkso3	<103>	REGC = V _{DD} = 4.0 to 5.5 V		30	ns
output			REGC = Capacity, V _{DD} = 4.0 to 5.5 V, REGC = V _{DD} = 3.5 to 5.5 V		60	ns

Remark n = 0, 1

(2) Slave mode


 $(T_A = -40 \text{ to } +110^{\circ}\text{C}, V_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 3.5 \text{ to } 5.5 \text{ V}, 3.5 \text{ V} \le \text{BV}_{DD} \le \text{V}_{DD}, 3.5 \text{ V} \le \text{AV}_{REF1} \le \text{V}_{DD}, V_{SS} = \text{EV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V}, C_L = 50 \text{ pF})$

Parameter	Sym	nbol	Conditions	MIN.	MAX.	Unit
SCKAn cycle time	tKCY4	<99>	REGC = V _{DD} = 4.0 to 5.5 V	840		ns
			REGC = Capacity, V _{DD} = 4.0 to 5.5 V, REGC = V _{DD} = 3.5 to 5.5 V	1700		ns
SCKAn high-/low-level width	tkH4, tkL4	<100>		tkcy4/2 - 30		ns
SIAn setup time (to SCKAn↑)	tsik4	<101>	REGC = V _{DD} = 4.0 to 5.5 V	50		ns
			REGC = Capacity, V _{DD} = 4.0 to 5.5 V, REGC = V _{DD} = 3.5 to 5.5 V	100		ns
SIAn hold time (from SCKAn↑)	tksi4	<102>	REGC = V _{DD} = 4.0 to 5.5 V	50		ns
			REGC = Capacity, V _{DD} = 4.0 to 5.5 V, REGC = V _{DD} = 3.5 to 5.5 V	100		ns
Delay time from SCKAn↓ to SOAn	tkso4	<103>	REGC = V _{DD} = 4.0 to 5.5 V		tcy×2+30 ^{Note}	ns
output			REGC = Capacity, V _{DD} = 4.0 to 5.5 V, REGC = V _{DD} = 3.5 to 5.5 V		$t_{\text{CY}} \times 2 + 60^{\text{Note}}$	ns

Note toy: Internal clock output cycle

fxx (CSISn.CKSAn1, CSISn.CKSAn0 bits = 00), fxx/2 (CKSAn1, CKSAn0 bits = 01)

 $fxx/2^2$ (CKSAn1, CKSAn0 bits = 10), $fxx/2^3$ (CKSAn1, CKSAn0 bits = 11)




I²C Bus Mode (Y Products (Products with On-Chip I²C) Only)

 $(T_A = -40 \text{ to } +110^{\circ}\text{C}, V_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 3.5 \text{ to } 5.5 \text{ V}, 3.5 \text{ V} \leq \text{BV}_{DD} \leq \text{V}_{DD}, 3.5 \text{ V} \leq \text{AV}_{REF1} \leq \text{V}_{DD}, V_{SS} = \text{EV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V}, C_L = 50 \text{ pF})$

Pa	rameter	Sym	nbol	Norma	al Mode	High-Spe	ed Mode	Unit
				MIN.	MAX.	MIN.	MAX.	
SCLn clock free	quency	fclk		0	100	0	400	kHz
Bus free time		t BUF	<104>	4.7	-	1.3	-	μs
(Between start	and stop conditions)							
Hold time ^{Note 1}		thd:STA	<105>	4.0	_	0.6	-	μs
SCLn clock low	-level width	tLOW	<106>	4.7	_	1.3	-	μs
SCLn clock hig	h-level width	tніgн	<107>	4.0	_	0.6	_	μs
Setup time for s	start/restart	tsu:sta	<108>	4.7		0.6	-	μS
Data hold time	CBUS compatible master	thd:dat	<109>	5.0	-	-	_	μS
	I ² C mode			O ^{Note 2}	-	O ^{Note 2}	0.9 ^{Note 3}	μS
Data setup time)	tsu:dat	<110>	250	-	100 ^{Note 4}	=	ns
SDAn and SCL	n signal rise time	tr	<111>	-	1000	20 + 0.1Cb ^{Note 5}	300	ns
SDAn and SCL	n signal fall time	tr	<112>	_	300	20 + 0.1Cb ^{Note 5}	300	ns
Stop condition	setup time	tsu:sto	<113>	4.0	=	0.6	=	μs
Pulse width of sinput filter	spike suppressed by	tsp	<114>	-	-	0	50	ns
Capacitance lo	ad of each bus line	Cb			400	-	400	pF

- **Notes 1.** At the start condition, the first clock pulse is generated after the hold time.
 - 2. The system requires a minimum of 300 ns hold time internally for the SDAn signal (at V_{IHmin.} of SCLn signal) in order to occupy the undefined area at the falling edge of SCLn.
 - 3. If the system does not extend the SCLn signal low hold time (tLOW), only the maximum data hold time (tHD:DAT) needs to be satisfied.
 - **4.** The high-speed mode I²C bus can be used in the normal-mode I²C bus system. In this case, set the high-speed mode I²C bus so that it meets the following conditions.
 - If the system does not extend the SCLn signal's low state hold time: tsu:DAT ≥ 250 ns
 - If the system extends the SCLn signal's low state hold time:
 Transmit the following data bit to the SDAn line prior to the SCLn line release (transmit + tsu:DAT = 1000 + 250 = 1250 ns: Normal mode I²C bus specification).
 - **5.** Cb: Total capacitance of one bus line (unit: pF)

I²C Bus Mode (Y Products (Products with On-Chip I²C) Only)



A/D Converter

$(T_A = -40 \text{ to } +110^{\circ}\text{C}, V_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 3.5 \text{ to } 5.5 \text{ V}, 3.5 \text{ V} \le \text{BV}_{DD} \le \text{V}_{DD}, 3.5 \text{ V} \le \text{AV}_{REF1} \le \text{V}_{DD}, V_{SS} = \text{EV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V})$

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Resolution			10	10	10	bit
Overall error ^{Note 1}		4.0 ≤ AV _{REF0} ≤ 5.5 V		±0.2	±0.6	%FSR
		3.5 ≤ AVREF0 ≤ 4.0 V		±0.3	±0.8	%FSR
Conversion time	tconv	4.0 ≤ AV _{REF0} ≤ 5.5 V	14		60	μS
		3.5 ≤ AV _{REF0} ≤ 4.0 V	17		60	μS
Zero-scale error ^{Note 1}		4.0 ≤ AV _{REF0} ≤ 5.5 V			±0.6	%FSR
		3.5 ≤ AV _{REF0} ≤ 4.0 V			±0.8	%FSR
Full-scale errorNote 1		4.0 ≤ AV _{REF0} ≤ 5.5 V			±0.6	%FSR
		3.5 ≤ AV _{REF0} ≤ 4.0 V			±0.8	%FSR
Non-linearity error ^{Note 2}		4.0 ≤ AV _{REF0} ≤ 5.5 V			±4.5	LSB
		3.5 ≤ AV _{REF0} ≤ 4.0 V			±6.5	LSB
Differential linearity		4.0 ≤ AV _{REF0} ≤ 5.5 V			±2.0	LSB
error ^{Note 2}		3.5 ≤ AV _{REF0} ≤ 4.0 V			±2.5	LSB
Analog input voltage	VIAN		0		AV _{REF0}	V
AVREFO current	IA _{REF0}	When using A/D converter		1.0	2.0	mA
		When not using A/D converter		1.0	10	μА

Notes 1. Excluding quantization error (±0.05 %FSR).

2. Excluding quantization error (±0.5 LSB).

Remark LSB: Least Significant Bit

FSR: Full Scale Range

D/A Converter

$(T_A = -40 \text{ to } +110^{\circ}\text{C}, V_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 3.5 \text{ to } 5.5 \text{ V}, 3.5 \text{ V} \le \text{BV}_{DD} \le \text{V}_{DD}, 3.5 \text{ V} \le \text{AV}_{REF1} \le \text{V}_{DD}, V_{SS} = \text{EV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V})$

Parameter	Symbol		Conditions		TYP.	MAX.	Unit
Resolution						8	bit
Overall error ^{Notes 1, 2}		Load conditi	on = 2 M Ω			1.2	%FSR
		Load conditi	on = 4 M Ω			0.8	%FSR
		Load conditi	on = 10 MΩ			0.6	%FSR
Settling timeNote 2		C = 30 pF	V _{DD} = 4.5 to 5.5 V			10	μS
			V _{DD} = 3.5 to 4.5 V			15	μS
Output resistance ^{Note 3}	Ro	Output data:	: DACSn register = 55H		8		kΩ
AVREF1 currentNote 4	IAV _{REF1}	During D/A	During D/A conversion		1.5	3.0	mA
		When D/A c	onversion stopped		1.0	10	μА

Notes 1. Excluding quantization error (±0.2 %FSR).

- 2. R is the D/A converter output pin load resistance, and C is the D/A converter output pin load capacitance.
- 3. Value of 1 channel of D/A converter
- 4. Value of 2 channels of D/A converter

CHAPTER 31 ELECTRICAL SPECIFICATIONS ((A2) GRADE PRODUCTS) (TARGET)

(A2) grade products are as follows.

 μ PD703216(A2), 703216Y(A2), 703217(A2), 703217Y(A2)

Absolute Maximum Ratings ($T_A = 25$ °C) (1/2)

Parameter	Symbol	Conditions	Ratings	Unit
Supply voltage	V _{DD}	VDD = EVDD = AVREF0	-0.3 to +6.5	V
	BVDD	$BV_{DD} \leq V_{DD}$	-0.3 to V _{DD} + 0.3 ^{Note 1}	V
	EV _{DD}	VDD = EVDD = AVREF0	-0.3 to +6.5	V
	AV _{REF0}	VDD = EVDD = AVREF0	-0.3 to +6.5	V
	AV _{REF1}	$AV_{REF1} \le V_{DD}$ (D/A output mode) $AV_{REF1} = AV_{REF0} = V_{DD}$ (port mode)	-0.3 to V _{DD} + 0.3 ^{Note 1}	V
	Vss	Vss = EVss = BVss = AVss	-0.3 to +0.3	V
	AVss	Vss = EVss = BVss = AVss	-0.3 to +0.3	V
	BVss	Vss = EVss = BVss = AVss	-0.3 to +0.3	V
	EVss	Vss = EVss = BVss = AVss	-0.3 to +0.3	V
Input voltage	VII	P00 to P06, P30 to P35, P38, P39, P40 to P42, P50 to P55, P60 to P613, P80, P81, P90 to P915, RESET	-0.3 to EV _{DD} + 0.3 ^{Note 1}	V
	VI2	PCD0 to PCD3, PCM0 to PCM5, PCS0 to PCS7, PCT0 to PCT7, PDL0 to PDL15, PDH0 to PDH7	-0.3 to BV _{DD} + 0.3 ^{Note 1}	V
	Vıз	P10, P11	-0.3 to AV _{REF1} + 0.3 ^{Note 1}	V
	VI4	P36, P37, P614, P615	-0.3 to +13 ^{Note 2}	V
	V _{I5}	X1, X2, XT1, XT2	-0.3 to V _{DD} + 0.3 ^{Note 1}	V
Analog input voltage	VIAN	P70 to P715	-0.3 to AV _{REF0} + 0.3 ^{Note 1}	V

Notes 1. Be sure not to exceed the absolute maximum ratings (MAX. value) of each supply voltage.

2. When an on-chip pull-up resistor is not specified by a mask option. The same as V₁₁ when a pull-up resistor is specified.

Absolute Maximum Ratings (T_A = 25°C) (2/2)

Parameter	Symbol	Conditions		Ratings	Unit
Output current, low	loL	P00 to P06, P10, P11, P30 to P35, P40 to P42, P50 to P55, P60 to P613, P80, P81, P90 to P915, PCD0 to PCD3, PCM0 to PCM5, PCS0 to PCS7, PCT0 to PCT7, PDL0 to PDL15, PDH0 to PDH7	Per pin	14	mA
		P36 to P39, P614, P615		21	mA
		P00 to P06, P30 to P39, P40 to P42	Total of all	24.5	mA
	· ·	P50 to P55, P60 to P615, P80, P81, P90 to P915	pins: 49 mA	24.5	
		PCD0 to PCD3, PCM0 to PCM5, PCS0 to PCS7, PCT0 to PCT7	Total of all pins:	24.5	mA
		PDL0 to PDL15, PDH0 to PDH7	49 mA	24.5	mA
Output current, high	Іон	Per pin	-7	mA	
		P00 to P06, P30 to P35, P40 to P42	Total of all	-21	
		P50 to P55, P60 to P613, P80, P81, P90 to P915	pins: -42 mA	-21	mA
		PCD0 to PCD3, PCM0 to PCM5, PCS0 to PCS7, PCT0 to PCT7	Total of all pins:	-21	mA
		PDL0 to PDL15, PDH0 to PDH7	-42 mA	-21	mA
		P10, P11	Per pin	-7	
Operating ambient temperature	TA			-40 to +125	°C
Storage temperature	Tstg			-65 to +150	°C

- Cautions 1. Do not directly connect the output (or I/O) pins of IC products to each other, or to VDD, VCC, and GND. Open-drain pins or open-collector pins, however, can be directly connected to each other. Direct connection of the output pins between an IC product and an external circuit is possible, if the output pins can be set to the high-impedance state and the output timing of the external circuit is designed to avoid output conflict.
 - 2. Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded. The ratings and conditions indicated for DC characteristics and AC characteristics represent the quality assurance range during normal operation.

Capacitance (TA = 25°C, VDD = EVDD = AVREF0 = BVDD = AVREF1 = VSS = EVSS = BVSS = AVSS = 0 V)

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Input capacitance	Сі	fx = 1 MHz	P70 to P715			15	pF
I/O capacitance	Сю	Unmeasured pins	Note			15	pF
		returned to 0 V	P36 to P39,			20	pF
			P614, P615				

Note P00 to P06, P10, P11, P30 to P35, P40 to P42, P50 to P55, P60 to P613, P80, P81, P90 to P915, PCD0 to PCD3, PCM0 to PCM5, PCS0 to PCS7, PCT0 to PCT7, PDL0 to PDL15, PDH0 to PDH7

Remark fx: Main clock oscillation frequency


Operating Conditions

 $(T_A = -40 \text{ to } +125^{\circ}\text{C}, \ V_{DD} = \text{EV}_{DD} = \text{AV}_{\text{REF0}} = 3.5 \text{ to } 5.5 \text{ V}, \ 3.5 \text{ V} \leq \text{BV}_{DD} \leq \text{V}_{DD}, \ 3.5 \text{ V} \leq \text{AV}_{\text{REF1}} \leq \text{V}_{DD}, \ \text{Vss} = \text{EV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V}, \ C_L = 50 \text{ pF})$

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Internal system clock frequency	fclk	REGC = V_{DD} = 5 V ±10% In PLL mode (fx = 2 to 4 MHz)	0.25		20	MHz
		REGC = V _{DD} = 4.0 to 5.5 V In PLL mode (f _x = 2 to 4 MHz)	0.25		16	MHz
		REGC = Capacity, V _{DD} = 4.0 to 5.5 V In PLL mode (f _x = 2 to 4 MHz)	0.25		16	MHz
		REGC = V _{DD} = 3.5 to 5.5 V In PLL mode (f _x = 2 to 3 MHz)	0.25		12	MHz
		REGC = V _{DD} = 3.5 to 5.5 V	0.0625		10	MHz
		REGC = V _{DD} = 3.5 to 5.5 V, operating with subclock		32.768		kHz

Remark fx: Main clock oscillation frequency

Internal System Clock Frequency vs. Supply Voltage



PLL Characteristics (TA = -40 to +125°C, VDD = 3.5 to 5.5 V, Vss = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Input frequency	fx		2		4	MHz
Output frequency	fxx		8		16	MHz
Lock time	t PLL	After V _{DD} reaches 3.5 V (MIN.)			200	μS

Main Clock Oscillator Characteristics (TA = -40 to +125°C, VDD = 3.5 to 5.5 V, Vss = 0 V)

Resonator	Recommended Circuit	Parameter	Conditions	MIN.	TYP.	MAX.	Unit
Ceramic resonator	X1 X2	Oscillation frequency (fx) ^{Note 1}		2		10	MHz
	<u> </u>	Oscillation stabilization time ^{Note 2}	After reset is released		2 ¹⁵ /fx		s
	777		After STOP mode is released		Note 3		S
Crystal resonator	X1 X2	Oscillation frequency (fx) ^{Note 1}		2		10	MHz
		Oscillation stabilization time ^{Note 2}	After reset is released		2 ¹⁵ /fx		s
			After STOP mode is released		Note 3		s
External clock	X1 X2	X1, X2 input frequency (fx)	REGC = V _{DD} Duty = 50% ±5%	2		10	MHz

- Notes 1. Indicates only oscillator characteristics.
 - 2. Time required to stabilize the resonator after reset or STOP mode is released.
 - 3. The value differs depending on the OSTS register settings.
- Cautions 1. When using the main clock oscillator, wire as follows in the area enclosed by the broken lines in the above figures to avoid an adverse effect from wiring capacitance.
 - · Keep the wiring length as short as possible.
 - Do not cross the wiring with the other signal lines.
 - Do not route the wiring near a signal line through which a high fluctuating current flows.
 - Always make the ground point of the oscillator capacitor the same potential as Vss.
 - Do not ground the capacitor to a ground pattern through which a high current flows.
 - Do not fetch signals from the oscillator.
 - When the main clock is stopped and the device is operating on the subclock, wait until the oscillation stabilization time has been secured by the program before switching back to the main clock.

Subclock Oscillator Characteristics (TA = -40 to +125°C, VDD = 3.5 to 5.5 V, Vss = 0 V)

Resonator	Recommended Circuit	Parameter	Conditions	MIN.	TYP.	MAX.	Unit
Crystal resonator	XT1 XT2	Oscillation frequency (fxr) ^{Note 1}		32	32.768	35	kHz
		Oscillation stabilization time ^{Note 2}			10		s
External clock	XT1 XT2	XT1 input frequency (fxT) ^{Note 1} Duty = 50% ±5%	REGC = V _{DD}	32		35	kHz

Notes 1. Indicates only oscillator characteristics.

- 2. Time required from when V_{DD} reaches oscillation voltage range (3.5 V (MIN.)) to when the crystal resonator stabilizes.
- Cautions 1. When using the subclock oscillator, wire as follows in the area enclosed by the broken lines in the above figures to avoid an adverse effect from wiring capacitance.
 - Keep the wiring length as short as possible.
 - Do not cross the wiring with the other signal lines.
 - Do not route the wiring near a signal line through which a high fluctuating current flows.
 - Always make the ground point of the oscillator capacitor the same potential as Vss.
 - Do not ground the capacitor to a ground pattern through which a high current flows.
 - Do not fetch signals from the oscillator.
 - 2. The subclock oscillator is designed as a low-amplitude circuit for reducing power consumption, and is more prone to malfunction due to noise than the main clock oscillator. Particular care is therefore required with the wiring method when the subclock is used.

DC Characteristics (TA = -40 to +125°C, VDD = EVDD = AVREF0 = 3.5 to 5.5 V, 3.5 V \leq BVDD \leq VDD, 3.5 V \leq AVREF1 \leq VDD, Vss = EVss = BVss = AVss = 0 V) (1/4)

Parameter	Symbol	Condition	ons	MAX.	Unit
Output current, high	І он1	Per pin for P00 to P06, P10, P1 P42, P50 to P55, P60 to P613,	· · · · · · · · · · · · · · · · · · ·	-3.5	mA
		Total of P00 to P06, P30 to	EV _{DD} = 4.0 to 5.5 V	-21	mA
		P35, P40 to P42	EV _{DD} = 3.5 to 5.5 V	-10.5	mA
		Total of P50 to P55, P60 to	EV _{DD} = 4.0 to 5.5 V	-21	mA
		P613, P80, P81, P90 to P915	EV _{DD} = 3.5 to 5.5 V	-10.5	mA
	Іон2	Per pin for PCD0 to PCD3, PCI PCS7, PCT0 to PCT7, PDH0 to	· ·	-3.5	mA
		Total of PCD0 to PCD3,	BV _{DD} = 4.0 to 5.5 V	-21	mA
		PCM0 to PCM5, PCS0 to PCS7, PCT0 to PCT7	BV _{DD} = 3.5 to 5.5 V	-10.5	mA
		Total of PDL0 to PDL15,	BV _{DD} = 4.0 to 5.5 V	-21	mA
		PDH0 to PDH7	BV _{DD} = 3.5 to 5.5 V	-10.5	mA
Output current, low	lol1	Per pin for P00 to P06, P10, P1 P42, P50 to P55, P60 to P613,	7	mA	
		Per pin for P36 to P39	EV _{DD} = 4.0 to 5.5 V	10.5	mA
			EV _{DD} = 3.5 to 5.5 V	5.6	mA
		Per pin for P614, P615	EV _{DD} = 4.0 to 5.5 V	7	mA
			EV _{DD} = 3.5 to 5.5 V	3.5	mA
		Total of P00 to P06, P30 to P37	7, P40 to P42	21	mA
		Total of P38, P39, P50 to P55, P90 to P915	P60 to P615, P80, P81,	21	mA
	lo _{L2}	Per pin for PCD0 to PCD3, PCI PCS7, PCT0 to PCT7, PDH0 to	· ·	7	mA
		Total of PCD0 to PCD3, PCM0 PCS7, PCT0 to PCT7	21	mA	
		Total of PDL0 to PDL15, PDH0	to PDH7	21	mA

DC Characteristics

 $(T_A = -40 \text{ to } +125^{\circ}\text{C}, V_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 3.5 \text{ to } 5.5 \text{ V}, 3.5 \text{ V} \le \text{BV}_{DD} \le \text{V}_{DD}, 3.5 \text{ V} \le \text{AV}_{REF1} \le \text{V}_{DD}, V_{SS} = \text{EV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V})$

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Input voltage, high	V _{IH1}	Note 1	0.7EV _{DD}		EV _{DD}	V
	V _{IH2}	Note 2	0.8EV _{DD}		EV _{DD}	V
	V _{IH3}	Note 3	0.7BV _{DD}		BV _{DD}	V
	V _{IH4}	P70 to P715	0.7AVREF0		AV _{REF0}	V
	V _{IH5}	P10, P11 ^{Note 4}	0.7AVREF1		AV _{REF1}	V
	VIH6	P36, P37, P614, P615	0.7EV _{DD}		12 ^{Note 5}	V
	V _{IH7}	X1, X2, XT1, XT2	V _{DD} – 0.5		V _{DD}	V
Input voltage, low	V _{IL1}	Note 1	EVss		0.3EV _{DD}	V
	V _{IL2}	Note 2	EVss		0.2EV _{DD}	V
	VIL3	Note 3	BVss		0.3BV _{DD}	V
	VIL4	P70 to P715	AVss		0.3AVREF0	V
	VIL5	P10, P11 ^{Note 4}	AVss		0.3AV _{REF1}	V
	VIL6	P36, P37, P614, P615	EVss		0.3EV _{DD}	V
	VIL7	X1, X2, XT1, XT2	Vss		0.4	V

Notes 1. P00, P01, P30, P41, P60 to P65, P67, P611, P98, P911 and their alternate-function pins.

- **2.** RESET, P02 to P06, P31 to P35, P38, P39, P40, P42, P50 to P55, P66, P68 to P610, P612, P613, P80, P81, P90 to P97, P99, P910, P912 to P915 and their alternate-function pins.
- **3.** PCD0 to PCD3, PCM0 to PCM5, PCS0 to PCS7, PCT0 to PCT7, PDL0 to PDL15, PDH0 to PDH7 and their alternate-function pins.
- **4.** When used as port pins, set AVREF1 = AVREF0 = VDD.
- **5.** When an on-chip pull-up resistor is not specified by a mask option. EV_{DD} when a pull-up resistor is specified.

DC Characteristics

$(T_A = -40 \text{ to } +125^{\circ}\text{C}, V_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 3.5 \text{ to } 5.5 \text{ V}, 3.5 \text{ V} \le \text{BV}_{DD} \le \text{V}_{DD}, 3.5 \text{ V} \le \text{AV}_{REF1} \le \text{V}_{DD}, V_{SS} = \text{EV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V})$

Parameter	Symbol	С	onditions	MIN.	TYP.	MAX.	Unit
Output voltage, high	V _{OH1}	Note 1	$I_{OH} = -1.4 \text{ mA},$ EV _{DD} = 4.0 to 5.5 V	EV _{DD} – 1.0		EV _{DD}	V
		Note 2	$I_{OH} = -0.07 \text{ mA},$ $EV_{DD} = 3.5 \text{ to } 5.5 \text{ V}$	EV _{DD} – 0.5		EV _{DD}	\
	V _{OH2}	Note 3	$I_{OH} = -1.4 \text{ mA},$ BV _{DD} = 4.0 to 5.5 V	BV _{DD} – 1.0		BV _{DD}	V
		Note 4	$I_{OH} = -0.07 \text{ mA},$ $BV_{DD} = 3.5 \text{ to } 5.5 \text{ V}$	BV _{DD} – 0.5		BV _{DD}	V
	Vонз	P10, P11 ^{Note 5}	Iон = −1.4 mA	AVREF1 - 1.0		AV _{REF1}	V
			Iон = −0.07 mA	AVREF1 – 0.5		AV _{REF1}	V
Output voltage, low	V _{OL1}	Note 6	IoL = 1.4 mA ^{Note 7}	0		0.8	V
	V _{OL2}	Note 8	IoL = 1.4 mA ^{Note 7}	0		0.8	V
	Vol3	P10, P11 ^{Note 5}	IoL = 1.4 mA	0		0.8	V
	V _{OL4}	P36 to P39	IoL = 10.5 mA, EVDD = 4.0 to 5.5 V	0		2.0	V
			IoL = 5.6 mA, EVDD = 3.5 to 5.5 V	0		1.0	V
	V _{OL5}	P614, P615	IoL = 7 mA, EVDD = 4.0 to 5.5 V	0		2.0	V
			IoL = 3.5 mA, EVDD = 3.5 to 5.5 V	0		1.0	V
Input leakage current, high	Ішн	VIN = VDD				10.0	μΑ
Input leakage current, low	ILIL	Vin = 0 V				-10.0	μΑ
Output leakage current, high	Ісон	Vo = VDD				10.0	μΑ
Output leakage current, low	ILOL	Vo = 0 V				-10.0	μΑ
Pull-up resistor	R∟	VIN = 0 V		10	30	120	kΩ

- Notes 1. Total of P00 to P06, P30 to P35, P40 to P42 and their alternate-function pins: loh = -21 mA, total of P50 to P55, P60 to P613, P80, P81, P90 to P915 and their alternate-function pins: loh = -21 mA.
 - **2.** Total of P00 to P06, P30 to P35, P40 to P42 and their alternate-function pins: loh = -10.5 mA, total of P50 to P55, P60 to P613, P80, P81, P90 to P915 and their alternate-function pins: loh = -10.5 mA.
 - 3. Total of PCD0 to PCD3, PCM0 to PCM5, PCS0 to PCS7, PCT0 to PCT7: $I_{OH} = -21 \text{ mA}$, total of PDH0 to PDH7, PDL0 to PDL15 and their alternate-function pins: $I_{OH} = -21 \text{ mA}$.
 - **4.** Total of PCD0 to PCD3, PCM0 to PCM5, PCS0 to PCS7, PCT0 to PCT7: IOH = -10.5 mA, total of PDH0 to PDH7, PDL0 to PDL15 and their alternate-function pins: IOH = -10.5 mA.
 - **5.** When used as port pins, set $AV_{REF1} = AV_{REF0} = V_{DD}$.
 - **6.** Total of P00 to P06, P30 to P37, P40 to P42 and their alternate-function pins: lo_L = 21 mA, total of P38, P39, P50 to P55, P60 to P615, P80, P81, P90 to P915 and their alternate-function pins: lo_L = 21 mA.
 - 7. Refer to IoL1 for IoL of P36 to P39, P614, and P615.
 - **8.** Total of PCD0 to PCD3, PCM0 to PCM5, PCS0 to PCS7, PCT0 to PCT7 and their alternate-function pins: IoL = 21 mA, total of PDH0 to PDH7, PDL0 to PDL15 and their alternate-function pins: IoL = 21 mA.

DC Characteristics

(TA = -40 to +125°C, VDD = EVDD = AVREF0 = 3.5 to 5.5 V, 3.5 V \leq BVDD \leq VDD, 3.5 V \leq AVREF1 \leq VDD, VSS = EVSS = BVSS = AVSS = 0 V) (4/4)

Parameter	Symbol		Conditions	MIN.	TYP.	MAX.	Unit
Supply current ^{Note}	I _{DD1}	Normal operation All peripheral	fxx = 16 MHz (fx = 4 MHz) (in PLL mode) REGC = V_{DD} = 5 V ±10%		30	43	mA
		functions operating	fxx = 16 MHz (fx = 4 MHz) (in PLL mode) REGC = Capacity $VDD = 5 V \pm 10\%$		18	33	mA
	I _{DD2}	All peripheral functions operating	fxx = 16 MHz (fx = 4 MHz) (in PLL mode) REGC = V_{DD} = 5 V ±10%		17	26	mA
			fxx = 16 MHz (fx = 4 MHz) (in PLL mode) REGC = Capacity $VDD = 5 V \pm 10\%$		10	21	mA
	Іррз	IDD3 IDLE mode Watch timer operating	fx = 4 MHz (when PLL mode off) REGC = V_{DD} = 5 V ±10%		900	3700	μА
			fx = 4 MHz (when PLL mode off) REGC = Capacity $V_{DD} = 5 \text{ V} \pm 10\%$		600	2900	μΑ
	I _{DD4}	Subclock operating mode	fxt = 32.768 kHz Main clock stopped		70	2060	μΑ
	I _{DD5}	Subclock IDLE mode	fxt = 32.768 kHz Main clock stopped, watch timer operating		15	1960	μΑ
	IDD6	STOP mode	Subclock stopped (XT1 = Vss, when PSMR.XTSTP bit = 1)		0.1	1930	μΑ

Note Total current of VDD, EVDD, and BVDD (all ports stopped). AVREFO is not included.

Remark fxx: Main clock frequency

fx: Main clock oscillation frequency


fxT: Subclock frequency

Data Retention Characteristics

STOP Mode ($T_A = -40 \text{ to } +125^{\circ}\text{C}$)


Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Data retention voltage	V _{DDDR}	STOP mode	2.0		5.5	V
STOP release signal input time	t DREL		0			μS

Caution Shifting to STOP mode and restoring from STOP mode must be performed within the rated operating range.




AC Characteristics


AC Test Input Measurement Points (VDD, AVREFO, EVDD, BVDD)



AC Test Output Measurement Points



Load Conditions




Caution If the load capacitance exceeds 50 pF due to the circuit configuration, bring the load capacitance of the device to 50 pF or less by inserting a buffer or by some other means.

CLKOUT Output Timing

(Ta = -40 to +125°C, VDD = EVDD = AVREF0 = 3.5 to 5.5 V, 3.5 V \leq BVDD \leq VDD, 3.5 V \leq AVREF1 \leq VDD, VSS = EVSS = BVSS = AVSS = 0 V, CL = 50 pF)

Parameter	Symb	ool	Conditions	MIN.	MAX.	Unit
Output cycle	t cyk	<1>		62.5 ns	30.6 <i>μ</i> s	
High-level width	twкн	<2>	V _{DD} = 4.0 to 5.5 V	tсук/2 – 18		ns
			V _{DD} = 3.5 to 5.5 V	tсук/2 – 26		ns
Low-level width	twkl	<3>	V _{DD} = 4.0 to 5.5 V	tсук/2 – 18		ns
			V _{DD} = 3.5 to 5.5 V	tсук/2 – 26		ns
Rise time	t kr	<4>	V _{DD} = 4.0 to 5.5 V		18	ns
			V _{DD} = 3.5 to 5.5 V		26	ns
Fall time	t KF	<5>	V _{DD} = 4.0 to 5.5 V		18	ns
			V _{DD} = 3.5 to 5.5 V		26	ns

Clock Timing



Basic Operation

(1) Reset/external interrupt timing

 $(T_A = -40 \text{ to } +125^{\circ}\text{C}, V_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 3.5 \text{ to } 5.5 \text{ V}, 3.5 \text{ V} \leq \text{BV}_{DD} \leq \text{V}_{DD}, 3.5 \text{ V} \leq \text{AV}_{REF1} \leq \text{V}_{DD}, V_{SS} = \text{EV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V}, C_L = 50 \text{ pF})$


Parameter	Sym	bol	pol Conditions		MIN.	MAX.	Unit
RESET low-level width	twrsl1	<87>	Reset	Reset in power-on status			μs
	twrsl2	<88>	Power	Power-on-reset when REGC = VDD			μs
			Note	tvR > 150 μs	10		μs
				tvR ≤ 150 <i>μ</i> s	45		μs
NMI high-level width	twnih	<89>	Analog	g noise elimination	1		μs
NMI low-level width	twnil	<90>	Analo	g noise elimination	1		μs
INTPn high-level width	twiтн	<91>	n = 0 to 6 (analog noise elimination)		600		ns
INTPn low-level width	twiTL	<92>	n = 0 t	to 6 (analog noise elimination)	600		ns

Note Power-on-reset when REGC = Capacity

Remarks 1. tvR: Time required for VDD to reach 0 V to 4.0 V (= operation lower-limit voltage)

2. The above specification shows the pulse width that is accurately detected as a valid edge. If a pulse narrower than the above specification is input, therefore, it may also be detected as a valid edge.

Reset/Interrupt



Timer Timing

$(T_A = -40 \text{ to } +125^{\circ}\text{C}, V_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 3.5 \text{ to } 5.5 \text{ V}, 3.5 \text{ V} \leq \text{BV}_{DD} \leq \text{V}_{DD}, 3.5 \text{ V} \leq \text{AV}_{REF1} \leq \text{V}_{DD}, V_{SS} = \text{EV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V}, C_L = 50 \text{ pF})$

Parameter	Syr	nbol	Conditions	MIN.	MAX.	Unit
TI0n high-level width	tтюн	<93>	REGC = V _{DD} = 5 V ±10%	2/fsam + 100 ^{Note}		ns
TI0n low-level width	t⊤ıo∟	<94>	REGC = Capacity, $V_{DD} = 4.0$ to 5.5 V, REGC = $V_{DD} = 3.5$ to 5.5 V	2/fsam + 200 ^{Note}		ns
TI5m high-level width	t тı5H	<95>	REGC = V _{DD} = 5 V ±10%	50		ns
TI5m low-level width	t TI5L	<96>	REGC = Capacity, $V_{DD} = 4.0$ to 5.5 V, REGC = $V_{DD} = 3.5$ to 5.5 V	100		ns

Note f_{sam} = Timer count clock


However, $f_{sam} = f_{XX}/4$ when the TIOn valid edge is selected as the timer count clock.

Remarks 1.
$$n = 00, 01, 10, 11, 20, 21, 30, 31, 40, 41, 50, 51$$

 $m = 0, 1$

2. The above specification shows the pulse width that is accurately detected as a valid edge. If a pulse narrower than the above specification is input, therefore, it may also be detected as a valid edge.

Timer Input Timing



UART Timing

 $(T_A = -40 \text{ to } +125^{\circ}\text{C}, V_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 3.5 \text{ to } 5.5 \text{ V}, 3.5 \text{ V} \le \text{BV}_{DD} \le \text{V}_{DD}, 3.5 \text{ V} \le \text{AV}_{REF1} \le \text{V}_{DD}, V_{SS} = \text{EV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V}, C_L = 50 \text{ pF})$

Parameter	Symbol	Conditions	MIN.	MAX.	Unit
Transmit rate				312.5	kbps
ASCK0 frequency		REGC = V _{DD} = 5 V ±10%		12	MHz
		REGC = Capacity, V _{DD} = 4.0 to 5.5 V, REGC = V _{DD} = 3.5 to 5.5 V		6	MHz

CSI0 Timing

(1) Master mode

(TA = -40 to +125°C, VDD = EVDD = AVREF0 = 3.5 to 5.5 V, 3.5 V \leq BVDD \leq VDD, 3.5 V \leq AVREF1 \leq VDD, Vss = EVss = BVss = AVss = 0 V, CL = 50 pF)

Parameter	Sym	bol	Conditions	MIN.	MAX.	Unit
SCK0n cycle time	tkcy1	<99>	REGC = V _{DD} = 4.0 to 5.5 V	200		ns
			REGC = Capacity, V _{DD} = 4.0 to 5.5 V, REGC = V _{DD} = 3.5 to 5.5 V	400		ns
SCK0n high-/low-level width	tkH1, tkL1	<100>		tkcy1/2 - 30		ns
SI0n setup time (to SCK0n)	tsıĸı	<101>	REGC = V _{DD} = 4.0 to 5.5 V	33		ns
			REGC = Capacity, V _{DD} = 4.0 to 5.5 V, REGC = V _{DD} = 3.5 to 5.5 V	58		ns
SI0n hold time (from SCK0n)	t KSI1	<102>	REGC = V _{DD} = 5 V ±10%	30		ns
			REGC = Capacity, V _{DD} = 4.0 to 5.5 V, REGC = V _{DD} = 3.5 to 5.5 V	50		ns
Delay time from SCK0n to SO0n	t KSO1	<103>	REGC = V _{DD} = 4.0 to 5.5 V		30	ns
output			REGC = Capacity, $V_{DD} = 4.0$ to 5.5 V, REGC = $V_{DD} = 3.5$ to 5.5 V		60	ns


Remark n = 0 to 2

(2) Slave mode

(TA = -40 to +125°C, VDD = EVDD = AVREF0 = 3.5 to 5.5 V, 3.5 V \leq BVDD \leq VDD, 3.5 V \leq AVREF1 \leq VDD, Vss = EVss = BVss = AVss = 0 V, CL = 50 pF)

Parameter	Sym	bol	Conditions	MIN.	MAX.	Unit
SCK0n cycle time	tkCY2	<99>	REGC = V _{DD} = 4.0 to 5.5 V	200		ns
			REGC = Capacity, V_{DD} = 4.0 to 5.5 V, REGC = V_{DD} = 3.5 to 5.5 V	400		ns
SCK0n high-/low-level width	tkH2, tkL2	<100>	REGC = V _{DD} = 4.0 to 5.5 V	45		ns
			REGC = Capacity, V_{DD} = 4.0 to 5.5 V, REGC = V_{DD} = 3.5 to 5.5 V	90		ns
SI0n setup time (to SCK0n)	tsik2	<101>	REGC = V _{DD} = 4.0 to 5.5 V	30		ns
			REGC = Capacity, $V_{DD} = 4.0$ to 5.5 V, REGC = $V_{DD} = 3.5$ to 5.5 V	60		ns
SI0n hold time (from SCK0n)	tksi2	<102>	REGC = V _{DD} = 4.0 to 5.5 V	30		ns
			REGC = Capacity, $V_{DD} = 4.0 \text{ to } 5.5 \text{ V}$, REGC = $V_{DD} = 3.5 \text{ to } 5.5 \text{ V}$	60		ns
Delay time from SCK0n to SO0n	tkso2	<103>	REGC = V _{DD} = 4.0 to 5.5 V		50	ns
output			REGC = Capacity, $V_{DD} = 4.0$ to 5.5 V, REGC = $V_{DD} = 3.5$ to 5.5 V		100	ns

Remark n = 0 to 2



CSIA Timing

(1) Master mode

(TA = -40 to +125°C, VDD = EVDD = AVREF0 = 3.5 to 5.5 V, 3.5 V \leq BVDD \leq VDD, 3.5 V \leq AVREF1 \leq VDD, Vss = EVss = BVss = AVss = 0 V, CL = 50 pF)

Parameter	Sym	nbol	Conditions	MIN.	MAX.	Unit
SCKAn cycle time	tксүз	<99>	REGC = V _{DD} = 4.0 to 5.5 V	500		ns
			REGC = Capacity, V _{DD} = 4.0 to 5.5 V, REGC = V _{DD} = 3.5 to 5.5 V	1000		ns
SCKAn high-/low-level width	tкнз, tкLз	<100>		tксүз/2 — 30		ns
SIAn setup time (to SCKAn↑)	tsıкз	<101>	REGC = V _{DD} = 4.0 to 5.5 V	39		ns
			REGC = Capacity, V _{DD} = 4.0 to 5.5 V, REGC = V _{DD} = 3.5 to 5.5 V	68		ns
SIAn hold time (from SCKAn↑)	t _{KSI3}	<102>	REGC = V _{DD} = 4.0 to 5.5 V	30		ns
			REGC = Capacity, V _{DD} = 4.0 to 5.5 V, REGC = V _{DD} = 3.5 to 5.5 V	60		ns
Delay time from SCKAn↓ to SOAn	tkso3	<103>	REGC = V _{DD} = 4.0 to 5.5 V		30	ns
output			REGC = Capacity, V _{DD} = 4.0 to 5.5 V, REGC = V _{DD} = 3.5 to 5.5 V		60	ns

Remark n = 0, 1

(2) Slave mode


(Ta = -40 to +125°C, VDD = EVDD = AVREF0 = 3.5 to 5.5 V, 3.5 V \leq BVDD \leq VDD, 3.5 V \leq AVREF1 \leq VDD, Vss = EVss = BVss = AVss = 0 V, CL = 50 pF)

Parameter	Sym	nbol	Conditions	MIN.	MAX.	Unit
SCKAn cycle time	tKCY4	<99>	REGC = V _{DD} = 4.0 to 5.5 V	840		ns
			REGC = Capacity, V _{DD} = 4.0 to 5.5 V, REGC = V _{DD} = 3.5 to 5.5 V	1700		ns
SCKAn high-/low-level width	tkH4, tkL4	<100>		tkcy4/2 - 30		ns
SIAn setup time (to SCKAn↑)	tsık4	<101>	REGC = V _{DD} = 4.0 to 5.5 V	50		ns
			REGC = Capacity, V _{DD} = 4.0 to 5.5 V, REGC = V _{DD} = 3.5 to 5.5 V	100		ns
SIAn hold time (from SCKAn↑)	tksi4	<102>	REGC = V _{DD} = 4.0 to 5.5 V	50		ns
			REGC = Capacity, V _{DD} = 4.0 to 5.5 V, REGC = V _{DD} = 3.5 to 5.5 V	100		ns
Delay time from SCKAn↓ to SOAn	t KSO4	<103>	REGC = V _{DD} = 4.0 to 5.5 V		tcy×2+30 ^{Note}	ns
output			REGC = Capacity, V _{DD} = 4.0 to 5.5 V, REGC = V _{DD} = 3.5 to 5.5 V		$t_{\text{CY}} \times 2 + 60^{\text{Note}}$	ns

Note toy: Internal clock output cycle

fxx (CSISn.CKSAn1, CSISn.CKSAn0 bits = 00), fxx/2 (CKSAn1, CKSAn0 bits = 01)

 $fxx/2^{2}$ (CKSAn1, CKSAn0 bits = 10), $fxx/2^{3}$ (CKSAn1, CKSAn0 bits = 11)



I²C Bus Mode (Y Products (Products with On-Chip I²C) Only)


 $(T_A = -40 \text{ to } +125^{\circ}\text{C}, \ V_{DD} = \text{EV}_{DD} = \text{AV}_{\text{REF0}} = 3.5 \text{ to } 5.5 \text{ V}, \ 3.5 \text{ V} \leq \text{BV}_{DD} \leq \text{V}_{DD}, \ 3.5 \text{ V} \leq \text{AV}_{\text{REF1}} \leq \text{V}_{DD}, \ \text{Vss} = \text{EV}_{\text{SS}} = \text{BV}_{\text{SS}} = \text{AV}_{\text{SS}} = 0 \text{ V}, \ C_L = 50 \text{ pF})$

Parameter		Symbol		Normal Mode		High-Speed Mode		Unit
				MIN.	MAX.	MIN.	MAX.	
SCLn clock free	quency	fclk		0	100	0	400	kHz
Bus free time		t BUF	<104>	4.7	-	1.3	-	μS
(Between start	and stop conditions)							
Hold time ^{Note 1}		thd:sta	<105>	4.0	_	0.6	I	μS
SCLn clock low	-level width	tLOW	<106>	4.7	_	1.3	1	μS
SCLn clock high	h-level width	t HIGH	<107>	4.0	-	0.6	-	μS
Setup time for s	start/restart	tsu:sta	<108>	4.7	-	0.6	=	μS
Data hold time	CBUS compatible master	thd:dat	<109>	5.0	-	-	-	μs
	I ² C mode			O ^{Note 2}	=	O ^{Note 2}	0.9 ^{Note 3}	μS
Data setup time		tsu:dat	<110>	250	_	100 ^{Note 4}	-	ns
SDAn and SCL	n signal rise time	t R	<111>	-	1000	20 + 0.1Cb ^{Note 5}	300	ns
SDAn and SCL	n signal fall time	t⊧	<112>	_	300	20 + 0.1Cb ^{Note 5}	300	ns
Stop condition setup time		tsu:sto	<113>	4.0	-	0.6	-	μS
Pulse width of spike suppressed by input filter		tsp	<114>	-	_	0	50	ns
Capacitance loa	ad of each bus line	Cb		=	400	=	400	pF

Notes 1. At the start condition, the first clock pulse is generated after the hold time.

- 2. The system requires a minimum of 300 ns hold time internally for the SDAn signal (at V_{IHmin.} of SCLn signal) in order to occupy the undefined area at the falling edge of SCLn.
- 3. If the system does not extend the SCLn signal low hold time (tLOW), only the maximum data hold time (tHD:DAT) needs to be satisfied.
- **4.** The high-speed mode I²C bus can be used in the normal-mode I²C bus system. In this case, set the high-speed mode I²C bus so that it meets the following conditions.
 - If the system does not extend the SCLn signal's low state hold time: tsu:DAT ≥ 250 ns
 - If the system extends the SCLn signal's low state hold time:
 Transmit the following data bit to the SDAn line prior to the SCLn line release (transmit + tsu:DAT = 1000 + 250 = 1250 ns: Normal mode I²C bus specification).
- **5.** Cb: Total capacitance of one bus line (unit: pF)

I²C Bus Mode (Y Products (Products with On-Chip I²C) Only)



A/D Converter

$(T_A = -40 \text{ to } +125^{\circ}\text{C}, V_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 3.5 \text{ to } 5.5 \text{ V}, 3.5 \text{ V} \leq \text{BV}_{DD} \leq \text{V}_{DD}, 3.5 \text{ V} \leq \text{AV}_{REF1} \leq \text{V}_{DD}, V_{SS} = \text{EV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V})$

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Resolution			10	10	10	bit
Overall error ^{Note 1}		4.0 ≤ AV _{REF0} ≤ 5.5 V		±0.2	±0.7	%FSR
		3.5 ≤ AV _{REF0} ≤ 4.0 V		±0.3	±0.9	%FSR
Conversion time	tconv	$4.0 \leq AV_{REF0} \leq 5.5 \ V$	14		60	μS
		$3.5 \leq \text{AV}_{\text{REF0}} \leq 4.0 \text{ V}$	17		60	μs
Zero-scale error ^{Note 1}		$4.0 \leq AV_{REF0} \leq 5.5 \ V$			±0.7	%FSR
		$3.5 \leq \text{AV}_{\text{REF0}} \leq 4.0 \text{ V}$			±0.9	%FSR
Full-scale errorNote 1		4.0 ≤ AV _{REF0} ≤ 5.5 V			±0.7	%FSR
		3.5 ≤ AV _{REF0} ≤ 4.0 V			±0.9	%FSR
Non-linearity errorNote 2		$4.0 \leq AV_{REF0} \leq 5.5 \ V$			±5.5	LSB
		$3.5 \le AV_{REF0} \le 4.0 \text{ V}$			±7.5	LSB
Differential linearity		4.0 ≤ AV _{REF0} ≤ 5.5 V			±2.5	LSB
error ^{Note 2}		3.5 ≤ AV _{REF0} ≤ 4.0 V			±3.0	LSB
Analog input voltage	VIAN		0		AV _{REF0}	V
AV _{REF0} current	IA _{REF0}	When using A/D converter		1.0	2.0	mA
		When not using A/D converter		1.0	10	μA

Notes 1. Excluding quantization error (±0.05 %FSR).

2. Excluding quantization error (±0.5 LSB).

Remark LSB: Least Significant Bit FSR: Full Scale Range

D/A Converter

$(T_A = -40 \text{ to } +125^{\circ}\text{C}, V_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 3.5 \text{ to } 5.5 \text{ V}, 3.5 \text{ V} \le \text{BV}_{DD} \le \text{V}_{DD}, 3.5 \text{ V} \le \text{AV}_{REF1} \le \text{V}_{DD}, V_{SS} = \text{EV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V})$


Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Resolution						8	bit
Overall error ^{Notes 1, 2}		Load conditi	Load condition = $2 M\Omega$			1.2	%FSR
		Load conditi	Load condition = 4 MΩ			0.8	%FSR
		Load conditi	Load condition = 10 MΩ			0.6	%FSR
Settling time ^{Note 2}		C = 30 pF	V _{DD} = 4.5 to 5.5 V			10	μS
			V _{DD} = 2.7 to 4.5 V			15	μS
Output resistance ^{Note 3}	Ro	Output data:	Output data: DACSn register = 55H		8		kΩ
AVREF1 currentNote 4	IAV _{REF1}	During D/A conversion			1.5	3.0	mA
		When D/A c	onversion stopped		1.0	10	μА

Notes 1. Excluding quantization error (±0.2 %FSR).


- 2. R is the D/A converter output pin load resistance, and C is the D/A converter output pin load capacitance.
- 3. Value of 1 channel of D/A converter
- 4. Value of 2 channels of D/A converter


CHAPTER 32 PACKAGE DRAWING

144-PIN PLASTIC LQFP (FINE PITCH) (20x20)



detail of lead end





NOTE

Each lead centerline is located within 0.08 mm of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS
Α	22.0±0.2
В	20.0±0.2
С	20.0±0.2
D	22.0±0.2
F	1.25
G	1.25
Н	0.22±0.05
I	0.08
J	0.5 (T.P.)
K	1.0±0.2
L	0.5±0.2
М	$0.17^{+0.03}_{-0.07}$
N	0.08
Р	1.4
Q	0.10±0.05
R	3°+4° -3°
S	1.5±0.1
	S144GJ-50-UEN

S144GJ-50-UEN

CHAPTER 33 RECOMMENDED SOLDERING CONDITIONS

The V850ES/KJ1 should be soldered and mounted under the following recommended conditions.

For soldering methods and conditions other than those recommended below, contact an NEC Electronics sales representative.

For technical information, see the following website.

Semiconductor Device Mount Manual (http://www.necel.com/pkg/en/mount/index.html)

Table 33-1. Surface Mounting Type Soldering Conditions (1/2)

(1) μ PD703216GJ-xxx-UEN: 144-pin plastic LQFP (fine pitch) (20 × 20) μ PD703216YGJ-xxx-UEN: 144-pin plastic LQFP (fine pitch) (20 × 20) μ PD703217GJ-xxx-UEN: 144-pin plastic LQFP (fine pitch) (20 × 20) μ PD703217YGJ-xxx-UEN: 144-pin plastic LQFP (fine pitch) (20 × 20)

Soldering Method	Soldering Conditions	Recommended Condition Symbol
Infrared reflow	Package peak temperature: 230°C, Time: 30 seconds max. (at 210°C or higher), Count: Two times or less, Exposure limit: 3 days ^{Note} (after that, prebake at 125°C for 10 to 72 hours)	IR30-103-2
VPS	Package peak temperature: 215°C, Time: 25 to 40 seconds (at 200°C or higher), Count: Two times or less, Exposure limit: 3 days ^{Note} (after that, prebake at 125°C for 10 to 72 hours)	VP15-103-2
Partial heating	Pin temperature: 350°C max., Time: 3 seconds max. (per pin row)	_

Note After opening the dry pack, store it at 25°C or less and 65% RH or less for the allowable storage period.

Caution Do not use different soldering methods together (except for partial heating).

Remark Soldering conditions for the (A), (A1), and (A2) grade products are the same as for the standard products.

Table 33-1. Surface Mounting Type Soldering Conditions (2/2)

(2) μ PD70F3217GJ-UEN: 144-pin plastic LQFP (fine pitch) (20 × 20) μ PD70F3217YGJ-UEN: 144-pin plastic LQFP (fine pitch) (20 × 20)

Soldering Method	Soldering Conditions	Recommended Condition Symbol
Infrared reflow	Package peak temperature: 235°C, Time: 30 seconds max. (at 210°C or higher), Count: Two times or less, Exposure limit: 3 days ^{Note} (after that, prebake at 125°C for 36 hours)	IR35-363-2
VPS	Package peak temperature: 215°C, Time: 40 seconds max. (at 200°C or higher), Count: Two times or less, Exposure limit: 3 days ^{Note} (after that, prebake at 125°C for 36 hours)	VP15-363-2
Partial heating	Pin temperature: 350°C max., Time: 3 seconds max. (per pin row)	-

Note After opening the dry pack, store it at 25°C or less and 65% RH or less for the allowable storage period.

Caution Do not use different soldering methods together (except for partial heating).

(3) μ PD70F3217HGJ-UEN: 144-pin plastic LQFP (fine pitch) (20 × 20) μ PD70F3217HYGJ-UEN: 144-pin plastic LQFP (fine pitch) (20 × 20) μ PD70F3218HGJ-UEN: 144-pin plastic LQFP (fine pitch) (20 × 20) μ PD70F3218HYGJ-UEN: 144-pin plastic LQFP (fine pitch) (20 × 20)

Undefined

APPENDIX A DEVELOPMENT TOOLS

The following development tools are available for the development of systems that employ the V850ES/KJ1. Figure A-1 shows the development tool configuration.

• Support for PC98-NX series

Unless otherwise specified, products supported by IBM PC/AT[™] compatibles are compatible with PC98-NX series computers. When using PC98-NX series computers, refer to the explanation for IBM PC/AT compatibles.

Windows[™]

Unless otherwise specified, "Windows" means the following OSs.

- Windows 98, 2000
- Windows Me
- Windows XP
- Windows NT[™] Ver. 4.0





Figure A-1. Development Tool Configuration

A.1 Software Package

SP850	Development tools (software) common to the V850 Series are combined in this package.				
V850 Series software package	Part number: μS××××SP850				

Remark ×××× in the part number differs depending on the host machine and OS used.




A.2 Language Processing Software

CA850 C compiler package	This compiler converts programs written in C language into object codes executable with a microcontroller. This compiler is started from project manager PM plus.
	Part number: μS××××CA703000
DF703217 ^{Note 1} , DF703218 (provisional name) ^{Note 2} Device file	This file contains information peculiar to the device. This device file should be used in combination with a tool (CA850, SM850, and ID850). The corresponding OS and host machine differ depending on the tool to be used.

Notes 1. Only in the μ PD703216, 703216Y, 703217Y, 7053217Y, 70F3217Y

2. Under development

Remark ×××× in the part number differs depending on the host machine and OS used.



A.3 Control Software

PM plus	This is control software designed to enable efficient user program development in the
Project manager	Windows environment. All operations used in development of a user program, such as
	starting the editor, building, and starting the debugger, can be performed from the PM
	plus.
	<caution></caution>
	The PM plus is included in the C compiler package CA850.
	It can only be used in Windows.

A.4 Debugging Tools (Hardware)

A.4.1 When using in-circuit emulator IE-V850ES-G1

IE-V850ES-G1 In-circuit emulator		The in-circuit emulator serves to debug hardware and software when developing application systems using a V850 Series product. It corresponds to the integrated debugger ID850. This emulator should be used in combination with a power supply unit, emulation probe, and the interface adapter required to connect this emulator to the host machine.	
IE-70000-CD-IF-A PC card interface		This is PC card and interface cable required when using a notebook-type computer as the host machine (PCMCIA socket compatible).	
IE-70000-PCI-IF-A Interface adapter		This adapter is required when using a computer with a PCI bus as the host machine.	
IE-703217-G1-EM1 Emulation board		This board emulates the operations of the peripheral hardware peculiar to a device. It should be used in combination with an in-circuit emulator.	
GXP-CABLE Emulation probe		This probe is used to connect the in-circuit emulator and target system. This is supplied with emulation board IE-703217-G1-EM1.	
	EV-703217GJ Conversion adapter	This conversion adapter is used to connect the emulation probe and target system board on which a 144-pin plastic LQFP (GJ-UEN type) can be mounted.	

Remark EV-703217GJ is a product of Application Corporation.

TEL: +81-42-732-1377 Application Corporation

A.4.2 When using in-circuit emulator IE-V850ESK1-ET

IE-V850ESK1-ET ^{Note} In-circuit emulator		The in-circuit emulator serves to debug hardware and software when developing application systems using a V850ES/KJ1 product. It corresponds to the integrated debugger ID850. This emulator should be used in combination with a power supply unit, emulation probe, and the interface adapter required to connect this emulator to the host machine.	
IE-70000-PCI-IF-A Interface adapter		This adapter is required when using a computer with a PCI bus as the host machine. This is supplied with IE-V850ESK1-ET.	
Emulation probe		This probe is used to connect the in-circuit emulator and target system. This is supplied with IE-V850ESK1-ET.	
	EV-703217GJ Conversion adapter	This conversion adapter is used to connect the emulation probe and target system board on which a 144-pin plastic LQFP (GJ-UEN type) can be mounted.	

Note IE-V850ESK1-ET is supplied with a power supply unit and PCI bus interface adapter IE-70000-PCI-IF-A. It is also supplied with integrated debugger ID850 and a device file as control software.

Remark EV-703217GJ is a product of Application Corporation.

TEL: +81-42-732-1377 Application Corporation

A.4.3 When using in-circuit emulator QB-V850ESKX1H

QB-V850ESKX1H Notes 1, 2	The in-circuit emulator serves to debug hardware and software when developing application systems using a V850ES/KJ1 product. It corresponds to the integrated	
In-circuit emulator		
	debugger ID850. This emulator should be used in combination with a power supply	
	unit and emulation probe. Use USB to connect this emulator to the host machine.	
Emulation probe for GJ package ^{Note 2}	This probe is used to connect the in-circuit emulator and target system, and is	
(part number pending)	designed for a 144-pin plastic LQFP (GJ-UEN type).	

Notes 1. QB-V850ESKX1H is supplied with a power supply unit. It is also supplied with integrated debugger ID850 and a device file as control software.

2. Under development

A.5 Debugging Tools (Software)

SM850 System simulator	This is a system simulator for the V850 Series. The SM850 is Windows-based software. It is used to perform debugging at the C source level or assembler level while simulating the operation of the target system on a host machine. Use of the SM850 allows the execution of application logical testing and performance testing on an independent basis from hardware development, thereby providing higher development efficiency and software quality. The SM850 should be used in combination with the device file (sold separately).	
	Part number: µS××××SM703000	
ID850 Integrated debugger (supporting in-circuit emulators IE-V850ES-G1 and IE-V850ESK1-ET) ID850 QB (provisional name) Integrated debugger	This debugger supports the in-circuit emulators for the V850 Series. The ID850 and ID850 QB (provisional name) are Windows-based software. It has improved C-compatible debugging functions and can display the results of tracing with the source program using an integrating window function that associates the source program, disassemble display, and memory display with the trace result. It should be used in combination with the device file (sold separately).	
(supporting in-circuit emulator QB-V850ESKX1H)	Part number: μS××××ID703000, μS××××ID703000-GC	

 $\textbf{Remark} \quad \times \times \times \times \text{ in the part number differs depending on the host machine and OS used.}$

$$\label{eq:local_substitution} \begin{split} \mu & S \times \times \times \times SM703000 \\ \mu & S \times \times \times \times ID703000 \\ \mu & S \times \times \times \times ID703000 \text{-GC} \end{split}$$

××××	Host Machine	os	Supply Medium
AB17	PC-9800 series,	Windows (Japanese version)	CD-ROM
BB17	IBM PC/AT compatibles	Windows (English version)	

A.6 Embedded Software

RX850, RX850 Pro Real-time OS	The RX850 and RX850 Pro are real-time OSs conforming to μ ITRON 3.0 specifications. A tool (configurator) for generating multiple information tables is supplied. RX850 Pro has more functions than RX850.				
	Part number: μ S××××RX703000- $\Delta\Delta\Delta\Delta$ (RX850) μ S××××RX703100- $\Delta\Delta\Delta\Delta$ (RX850 Pro)				
V850mini-NET (provisional name) (Network library)	This is a network library conforming to RFC. It is a lightweight TCP/IP of compact design, requiring only a small memory. In addition to the TCP/IP standard set, an HTTP server, SMTP client, and POP client are also supported.				
RX-FS850 (File system)	This is a FAT file system function. It is a file system that supports the CD-ROM file system function. This file system is used with the real-time OS RX850 Pro.				

Caution To purchase the RX850 or RX850 Pro, first fill in the purchase application form and sign the user agreement.

Remark $\times \times \times \times$ and $\Delta\Delta\Delta\Delta$ in the part number differ depending on the host machine and OS used.

 $\mu \text{S} \times \times \times \text{RX703000-}\Delta\Delta\Delta\Delta \\ \mu \text{S} \times \times \times \times \text{RX703100-}\underline{\Delta\Delta\Delta\Delta} \\ |$

ΔΔΔΔ	Product Outline	Maximum Number for Use in Mass Production				
001	Evaluation object	Do not use for mass-produced product.				
100K	Mass-production object	0.1 million units				
001M		1 million units				
010M		10 million units				
S01	Source program	Object source program for mass production				

_	××××	Host Machine	os	Supply Medium
	AB17	PC-9800 series,	Windows (Japanese version)	CD-ROM
	BB17	IBM PC/AT compatibles	Windows (English version)	
	3K17	SPARCstation	Solaris (Rel. 2.5.1)	

A.7 Flash Memory Writing Tools

Flashpro IV (part number: PG-FP4) Flash programmer	Flash programmer dedicated to microcontrollers with on-chip flash memory.
FA-144GJ-UEN Flash memory writing adapter	Flash memory writing adapter used connected to the Flashpro IV. • FA-144GJ-UEN: For 144-pin plastic LQFP (GJ-UEN type)

Remark FA-144GJ-UEN is a product of Naito Densei Machida Mfg. Co., Ltd.

TEL: +81-45-475-4191 Naito Densei Machida Mfg. Co., Ltd.

APPENDIX B INSTRUCTION SET LIST

B.1 Conventions

(1) Register symbols used to describe operands

Register Symbol	Explanation
reg1	General-purpose registers: Used as source registers.
reg2	General-purpose registers: Used mainly as destination registers. Also used as source register in some instructions.
reg3	General-purpose registers: Used mainly to store the remainders of division results and the higher 32 bits of multiplication results.
bit#3	3-bit data for specifying the bit number
immX	X bit immediate data
dispX	X bit displacement data
regID	System register number
vector	5-bit data that specifies the trap vector (00H to 1FH)
cccc	4-bit data that shows the condition codes
sp	Stack pointer (r3)
ер	Element pointer (r30)
listX	X item register list

(2) Register symbols used to describe opcodes

Register Symbol	Explanation
R	1-bit data of a code that specifies reg1 or regID
r	1-bit data of the code that specifies reg2
w	1-bit data of the code that specifies reg3
d	1-bit displacement data
1	1-bit immediate data (indicates the higher bits of immediate data)
i	1-bit immediate data
cccc	4-bit data that shows the condition codes
CCCC	4-bit data that shows the condition codes of Bcond instruction
bbb	3-bit data for specifying the bit number
L	1-bit data that specifies a program register in the register list

(3) Register symbols used in operations

Register Symbol	Explanation
←	Input for
GR[]	General-purpose register
SR[]	System register
zero-extend (n)	Expand n with zeros until word length.
sign-extend (n)	Expand n with signs until word length.
load-memory (a, b)	Read size b data from address a.
store-memory (a, b, c)	Write data b into address a in size c.
load-memory-bit (a, b)	Read bit b of address a.
store-memory-bit (a, b, c)	Write c to bit b of address a.
saturated (n)	Execute saturated processing of n (n is a 2's complement). If, as a result of calculations, $n \geq 7FFFFFFFH, \text{ let it be } 7FFFFFFH.}$ $n \leq 80000000H, \text{ let it be } 80000000H.$
result	Reflects the results in a flag.
Byte	Byte (8 bits)
Halfword	Halfword (16 bits)
Word	Word (32 bits)
+	Addition
_	Subtraction
	Bit concatenation
×	Multiplication
÷	Division
%	Remainder from division results
AND	Logical product
OR	Logical sum
XOR	Exclusive OR
NOT	Logical negation
logically shift left by	Logical shift left
logically shift right by	Logical shift right
arithmetically shift right by	Arithmetic shift right

(4) Register symbols used in execution clock

Register Symbol	Explanation
i	If executing another instruction immediately after executing the first instruction (issue).
r	If repeating execution of the same instruction immediately after executing the first instruction (repeat).
1	If using the results of instruction execution in the instruction immediately after the execution (latency).

(5) Register symbols used in flag operations

Identifier	Explanation
(Blank)	No change
0	Clear to 0
Х	Set or cleared in accordance with the results.
R	Previously saved values are restored.

(6) Condition codes

Condition Name (cond)	Condition Code (cccc)	Condition Formula	Explanation
V	0 0 0 0	OV = 1	Overflow
NV	1 0 0 0	OV = 0	No overflow
C/L	0 0 0 1	CY = 1	Carry Lower (Less than)
NC/NL	1 0 0 1	CY = 0	No carry Not lower (Greater than or equal)
Z	0 0 1 0	Z = 1	Zero
NZ	1 0 1 0	Z = 0	Not zero
NH	0 0 1 1	(CY or Z) = 1	Not higher (Less than or equal)
Н	1 0 1 1	(CY or Z) = 0	Higher (Greater than)
S/N	0 1 0 0	S = 1	Negative
NS/P	1 1 0 0	S = 0	Positive
Т	0 1 0 1	-	Always (Unconditional)
SA	1 1 0 1	SAT = 1	Saturated
LT	0 1 1 0	(S xor OV) = 1	Less than signed
GE	1 1 1 0	(S xor OV) = 0	Greater than or equal signed
LE	0 1 1 1	$((S \times OV) \text{ or } Z) = 1$	Less than or equal signed
GT	1 1 1 1	((S xor OV) or Z) = 0	Greater than signed

B.2 Instruction Set (in Alphabetical Order)

(1/6)

	1	T	<u> </u>		1			1			(1/6)
Mnemonic	Operand	Opcode	Operation			ecut Clocl			ı	Flags	8	
					i	r	1	CY	OV	S	Z	SA
ADD	reg1,reg2	rrrrr001110RRRRR	GR[reg2]←GR[reg2]+GR[reg1]		1	1	1	×	×	×	×	
	imm5,reg2	rrrrr010010iiiii	GR[reg2]←GR[reg2]+sign-extend(ii	mm5)	1	1	1	×	×	×	×	
ADDI	imm16,reg1,reg2	rrrrr110000RRRRR	GR[reg2]←GR[reg1]+sign-extend(ii	mm16)	1	1	1	×	×	×	×	
AND	reg1,reg2	rrrrr001010RRRRR	GR[reg2]←GR[reg2]AND GR[reg1]		1	1	1		0	×	×	
ANDI	imm16,reg1,reg2	rrrrr110110RRRRR	GR[reg2]←GR[reg1]AND zero-exte	end(imm16)	1	1	1		0	×	×	
Bcond	disp9	ddddd1011dddcccc Note 1	if conditions are satisfied then PC←PC+sign-extend(disp9)	When conditions are satisfied	2 Note 2	2 Note 2	2 Note 2					
				When conditions are not satisfied	1	1	1					
BSH	reg2,reg3	rrrrr11111100000 wwwww01101000010	GR[reg3]←GR[reg2] (23 : 16) GR GR[reg2] (7 : 0) GR[reg2] (15 : 8)	,	1	1	1	×	0	×	×	
BSW	reg2,reg3	rrrrr11111100000 wwwww01101000000	GR[reg3]←GR[reg2] (7 : 0) GR[re [reg2] (23 : 16) GR[reg2] (31 : 24)		1	1	1	×	0	×	×	
CALLT	imm6	0000001000111111	CTPC←PC+2(return PC) CTPSW←PSW adr←CTBP+zero-extend(imm6 logically shift left by 1) PC←CTBP+zero-extend(Load-memory(adr,Halfword))			4	4					
CLR1	bit#3,disp16[reg1]	10bbb1111110RRRRR ddddddddddddddddd	adr←GR[reg1]+sign-extend(disp16 Z flag←Not(Load-memory-bit(adr,b Store-memory-bit(adr,bit#3,0)	•	3 Note 3	3 Note 3	3 Note 3				×	
	reg2,[reg1]	rrrr1111111RRRRR 0000000011100100	adr←GR[reg1] Z flag←Not(Load-memory-bit(adr,reg2)) Store-memory-bit(adr,reg2,0)			3 Note 3	3 Note 3				×	
CMOV	cccc,imm5,reg2,reg3	rrrrr111111iiii wwwww011000cccc0	if conditions are satisfied then GR[reg3]—sign-extended(imm5) else GR[reg3]—GR[reg2]		1	1	1					
	cccc,reg1,reg2,reg3	rrrrr1111111RRRR wwwww011001cccc0	if conditions are satisfied then GR[reg3]—GR[reg1] else GR[reg3]—GR[reg2]		1	1	1					
CMP	reg1,reg2	rrrrr001111RRRRR	result←GR[reg2]–GR[reg1]		1	1	1	×	×	×	×	
	imm5,reg2	rrrrr010011iiiii	result—GR[reg2]–sign-extend(imm5)			1	1	×	×	×	×	
CTRET		0000011111100000 0000000101000100	PC←CTPC PSW←CTPSW			3	3	R	R	R	R	R
DBRET		0000011111100000 0000000101000110	PC←DBPC PSW←DBPSW		3	3	3	R	R	R	R	R

(2/6)

Mnemonic	Operand	Opcode	Operation	Ex	ecut	ion			Flags		2/6)
	operana	Ороссия	Spotano.		Cloc			•	.ugc		
				i	r	Ι	CY	OV	S	Z	SAT
DBTRAP		11111100001000000	DBPC←PC+2 (restored PC) DBPSW←PSW PSW.NP←1 PSW.EP←1 PSW.ID←1 PC←00000060H	3	3	3					
DI		0000011111100000 0000000101100000	PSW.ID←1	1	1	1					
DISPOSE	imm5,list12	0000011001iiiiL LLLLLLLLLL00000	sp←sp+zero-extend(imm5 logically shift left by 2) GR[reg in list12]←Load-memory(sp,Word) sp←sp+4 repeat 2 steps above until all regs in list12 is loaded		n+1 Note4	Note4					
	imm5,list12,[reg1]	0000011001iiiiiL LLLLLLLLLLRRRRR Note 5	sp←sp+zero-extend(imm5 logically shift left by 2) GR[reg in list12]←Load-memory(sp,Word) sp←sp+4 repeat 2 steps above until all regs in list12 is loaded PC←GR[reg1]			n+3 Note4					
DIV	reg1,reg2,reg3	rrrr111111RRRRR wwwww01011000000	GR[reg2]←GR[reg2]÷GR[reg1] GR[reg3]←GR[reg2]%GR[reg1]	35	35	35		×	×	×	
DIVH	reg1,reg2	rrrrr000010RRRRR	GR[reg2]←GR[reg2]÷GR[reg1] ^{Note 6}	35	35	35		×	×	×	
	reg1,reg2,reg3	rrrr1111111RRRRR wwwww01010000000	GR[reg2]←GR[reg2]÷GR[reg1] ^{Note 6} GR[reg3]←GR[reg2]%GR[reg1]	35	35	35		×	×	×	
DIVHU	reg1,reg2,reg3	rrrr1111111RRRRR wwwww01010000010	GR[reg2]←GR[reg2]÷GR[reg1] ^{Note 6} GR[reg3]←GR[reg2]%GR[reg1]	34	34	34		×	×	×	
DIVU	reg1,reg2,reg3	rrrr1111111RRRRR wwwww01011000010	GR[reg2]←GR[reg2]÷GR[reg1] GR[reg3]←GR[reg2]%GR[reg1]	34	34	34		×	×	×	
EI		1000011111100000	PSW.ID←0	1	1	1					
HALT		0000011111100000 0000000100100000	Stop	1	1	1					
HSW	reg2,reg3	rrrr11111100000 wwwww01101000100	GR[reg3]←GR[reg2](15:0) II GR[reg2] (31:16)	1	1	1	×	0	×	×	
JARL	disp22,reg2	rrrrr11110dddddd dddddddddddddddd0 Note 7	GR[reg2]←PC+4 PC←PC+sign-extend(disp22)	2	2	2					
JMP	[reg1]	00000000011RRRRR	PC←GR[reg1]	3	3	3					
JR	disp22	0000011110dddddd ddddddddddddddd Note 7	PC←PC+sign-extend(disp22)	2	2	2					
LD.B	disp16[reg1],reg2	rrrrr111000RRRRR ddddddddddddddddd	adr←GR[reg1]+sign-extend(disp16) GR[reg2]←sign-extend(Load-memory(adr,Byte))	1	1	Note					
LD.BU	disp16[reg1],reg2	rrrrr11110bRRRRR dddddddddddddd1	adr←GR[reg1]+sign-extend(disp16) GR[reg2]←zero-extend(Load-memory(adr,Byte))	1	1	Note					
		Notes 8, 10									

(3/6)

Mnemonic	Operand	Opcode	Ope	ration		ecut			ı	-lags	lags	
					i	Clocl r	k I	CY	OV	S	Z	SA
LD.H	disp16[reg1],reg2	rrrrr111001RRRRR ddddddddddddddd0 Note 8	adr←GR[reg1]+sign-exten GR[reg2]←sign-extend(Lo	d(disp16) ad-memory(adr,Halfword))	1	1	Note	<u> </u>		0		
LDSR	reg2,regID	rrrrr1111111RRRRR 0000000000100000 Note 12	SR[regID]←GR[reg2]	Other than regID = PSW regID = PSW	1	1	1	×	×	×	×	×
LD.HU	disp16[reg1],reg2	rrrrr111111RRRRR ddddddddddddddd1 Note 8	adr←GR[reg1]+sign-exend GR[reg2]←zero-extend(Lo		1	1	Note 11					
LD.W	disp16[reg1],reg2	rrrrr111001RRRRR ddddddddddddddd1 Note 8	adr←GR[reg1]+sign-exend(disp16) GR[reg2]←Load-memory(adr,Word)		1	1	Note 11					
MOV	reg1,reg2	rrrrr000000RRRRR	GR[reg2]←GR[reg1]		1	1	1					
	imm5,reg2	rrrrr010000iiiii	GR[reg2]←sign-extend(im	m5)	1	1	1					
	imm32,reg1	00000110001RRRRR	GR[reg1]←imm32		2	2	2					
MOVEA	imm16,reg1,reg2	rrrrr110001RRRRR	GR[reg2]←GR[reg1]+sign-extend(imm16)		1	1	1					
MOVHI	imm16,reg1,reg2	rrrr110010RRRRR	GR[reg2]←GR[reg1]+(imm16 II 0¹6)		1	1	1					
MUL	reg1,reg2,reg3	rrrr1111111RRRRR wwwww01000100000	GR[reg3] II GR[reg2]←GR[reg2]xGR[reg1] Note 14		1	4	5					
	imm9,reg2,reg3	rrrrr111111iiii wwwww01001IIII00 Note 13	GR[reg3] II GR[reg2]←GR	[reg2]xsign-extend(imm9)	1	4	5					
MULH	reg1,reg2	rrrrr000111RRRRR	GR[reg2]←GR[reg2] ^{Note 6} xG	GR[reg1] ^{Note 6}	1	1	2					
	imm5,reg2	rrrrr010111iiiii	GR[reg2]←GR[reg2] ^{Note 6} xs	ign-extend(imm5)	1	1	2					<u> </u>
MULHI	imm16,reg1,reg2	rrrrr110111RRRRR	GR[reg2]←GR[reg1] ^{Note 6} xir	nm16	1	1	2					
MULU	reg1,reg2,reg3	rrrr1111111RRRRR wwwww01000100010	GR[reg3] II GR[reg2]←GR Note 14	[reg2]xGR[reg1]	1	4	5					
	imm9,reg2,reg3	rrrrr111111iiii wwwww01001IIII10 Note 13	GR[reg3] II GR[reg2]←GR	[reg2]xzero-extend(imm9)	1	4	5					
NOP		0000000000000000	Pass at least one clock cyc	cle doing nothing.	1	1	1					
NOT	reg1,reg2	rrrrr000001RRRRR	GR[reg2]←NOT(GR[reg1]))	1	1	1		0	×	×	
NOT1	bit#3,disp16[reg1]	01bbb1111110RRRRR ddddddddddddddddd	adr←GR[reg1]+sign-exten Z flag←Not(Load-memory- Store-memory-bit(adr,bit#3	-bit(adr,bit#3))	3 Note 3	3 Note 3	3 Note 3				×	
	reg2,[reg1]	rrrr1111111RRRRR 00000000011100010	adr←GR[reg1] Z flag←Not(Load-memory- Store-memory-bit(adr,reg2		3 Note 3	3 Note 3	3 Note 3				×	

(4/6)

Mnemonic	Operand	Opcode	Operation	Ev	ecut	ion			Flags		4/6)
Willemonic	Operand	Opcode	Operation		Cloc				lage	•	
				i	r	1	CY	OV	S	Z	SAT
OR	reg1,reg2	rrrrr001000RRRRR	GR[reg2]←GR[reg2]OR GR[reg1]	1	1	1		0	×	×	
ORI	imm16,reg1,reg2	rrrrr110100RRRRR	GR[reg2]←GR[reg1]OR zero-extend(imm16)	1	1	1		0	×	×	
PREPARE	list12,imm5	0000011110iiiiL LLLLLLLLLL00001	Store-memory(sp–4,GR[reg in list12],Word) sp←sp–4 repeat 1 step above until all regs in list12 is stored sp←sp-zero-extend(imm5)		n+1 Note4						
	list12,imm5,	0000011110iiiiiL	Store-memory(sp-4,GR[reg in list12],Word)	n+2	n+2	n+2					
	sp/imm ^{Note 15}	LLLLLLLLLLff011	sp←sp+4	Note 4	Note 4	Note 4					
		imm16/imm32 Note 16	repeat 1 step above until all regs in list12 is stored sp←sp-zero-extend (imm5) ep←sp/imm	Note17	Note17	Note17	,				
RETI		0000011111100000 0000000101000000	if PSW.EP=1 then PC ←EIPC ←EIPSW else if PSW.NP=1	3	3	3	R	R	R	R	R
SAR	reg1,reg2	rrrr1111111RRRRR 0000000010100000	GR[reg2]←GR[reg2]arithmetically shift right by GR[reg1]	1	1	1	×	0	×	×	
	imm5,reg2	rrrrr010101iiiii	GR[reg2]←GR[reg2]arithmetically shift right by zero-extend (imm5)	1	1	1	×	0	×	×	
SASF	cccc,reg2	rrrr1111110ccc	if conditions are satisfied then GR[reg2]←(GR[reg2]Logically shift left by 1) OR 00000001H else GR[reg2]←(GR[reg2]Logically shift left by 1) OR 00000000H	1	1	1					
SATADD	reg1,reg2	rrrrr000110RRRRR	GR[reg2]←saturated(GR[reg2]+GR[reg1])	1	1	1	×	×	×	×	×
	imm5,reg2	rrrrr010001iiiii	GR[reg2]←saturated(GR[reg2]+sign-extend(imm5))	1	1	1	×	×	×	×	×
SATSUB	reg1,reg2	rrrrr000101RRRRR	GR[reg2]←saturated(GR[reg2]–GR[reg1])	1	1	1	×	×	×	×	×
SATSUBI	imm16,reg1,reg2	rrrrr110011RRRRR	GR[reg2]←saturated(GR[reg1]–sign-extend(imm16))	1	1	1	×	×	×	×	×
SATSUBR	reg1,reg2	rrrrr000100RRRRR	GR[reg2]←saturated(GR[reg1]–GR[reg2])	1	1	1	×	×	×	×	×
SETF	cccc,reg2	rrrrr11111110cccc	If conditions are satisfied then GR[reg2]—00000001H else GR[reg2]—00000000H	1	1	1					

(5/6)

Mnemonic	Operand	Opcode	Operation		ecut			ı	Flags	;	
				i	Clocl	k I	CY	OV	S	Z	SAT
SET1	bit#3,disp16[reg1]	00bbb111110RRRRR ddddddddddddddddd	adr←GR[reg1]+sign-extend(disp16) Z flag←Not (Load-memory-bit(adr,bit#3)) Store-memory-bit(adr,bit#3,1)	3	3	3 Note 3		0 0	0	×	<u> </u>
	reg2,[reg1]	rrrr1111111RRRRR 0000000011100000	adr←GR[reg1] Z flag←Not(Load-memory-bit(adr,reg2)) Store-memory-bit(adr,reg2,1)	3 Note 3	3 Note 3	3 Note 3				×	
SHL	reg1,reg2	rrrr1111111RRRRR 0000000011000000	GR[reg2]←GR[reg2] logically shift left by GR[reg1]	1	1	1	×	0	×	×	
	imm5,reg2	rrrr010110iiiii	GR[reg2]←GR[reg2] logically shift left by zero-extend(imm5)	1	1	1	×	0	×	×	
SHR	reg1,reg2	rrrr1111111RRRRR 0000000010000000	GR[reg2]←GR[reg2] logically shift right by GR[reg1]	1	1	1	×	0	×	×	
	imm5,reg2	rrrr010100iiiii	GR[reg2]←GR[reg2] logically shift right by zero-extend(imm5)	1	1	1	×	0	×	×	
SLD.B	disp7[ep],reg2	rrrrr0110ddddddd	adr←ep+zero-extend(disp7) GR[reg2]←sign-extend(Load-memory(adr,Byte))	1	1	Note 9					
SLD.BU	disp4[ep],reg2	rrrrr0000110dddd Note 18	adr←ep+zero-extend(disp4) GR[reg2]←zero-extend(Load-memory(adr,Byte))	1	1	Note 9					
SLD.H	disp8[ep],reg2	rrrrr1000ddddddd Note 19	adr←ep+zero-extend(disp8) GR[reg2]←sign-extend(Load-memory(adr,Halfword))	1	1	Note 9					
SLD.HU	disp5[ep],reg2	rrrrr0000111dddd Notes 18, 20	adr←ep+zero-extend(disp5) GR[reg2]←zero-extend(Load-memory(adr,Halfword))	1	1	Note 9					
SLD.W	disp8[ep],reg2	rrrrr1010dddddd0 Note 21	adr←ep+zero-extend(disp8) GR[reg2]←Load-memory(adr,Word)	1	1	Note 9					
SST.B	reg2,disp7[ep]	rrrrr0111ddddddd	adr←ep+zero-extend(disp7) Store-memory(adr,GR[reg2],Byte)	1	1	1					
SST.H	reg2,disp8[ep]	rrrrr1001ddddddd Note 19	adr←ep+zero-extend(disp8) Store-memory(adr,GR[reg2],Halfword)	1	1	1					
SST.W	reg2,disp8[ep]	rrrrr1010dddddd1 Note 21	adr←ep+zero-extend(disp8) Store-memory(adr,GR[reg2],Word)	1	1	1					
ST.B	reg2,disp16[reg1]	rrrrr111010RRRRR dddddddddddddddd	adr←GR[reg1]+sign-extend(disp16) Store-memory(adr,GR[reg2],Byte)	1	1	1					
ST.H	reg2,disp16[reg1]	rrrrr111011RRRRR ddddddddddddddddd Note 8	adr←GR[reg1]+sign-extend(disp16) Store-memory (adr,GR[reg2], Halfword)	1	1	1					
ST.W	reg2,disp16[reg1]	rrrrr111011RRRRR dddddddddddddddd1 Note 8	adr←GR[reg1]+sign-extend(disp16) Store-memory (adr,GR[reg2], Word)	1	1	1					
STSR	regID,reg2	rrrr111111RRRRR 0000000001000000	GR[reg2]←SR[regID]	1	1	1					

(6/6)

Mnemonic	Operand	Opcode	Operation		ecuti			F	lags		5,0)
				i	r	ı	CY	OV	S	Z	SAT
SUB	reg1,reg2	rrrrr001101RRRRR	GR[reg2]-GR[reg1]	1	1	1	×	×	×	×	
SUBR	reg1,reg2	rrrrr001100RRRRR	GR[reg2]-GR[reg1]-GR[reg2]	1	1	1	×	×	×	×	
SWITCH	reg1	00000000010RRRRR	adr←(PC+2) + (GR [reg1] logically shift left by 1) PC←(PC+2) + (sign-extend (Load-memory (adr,Halfword)) logically shift left by 1	5	5	5					
SXB	reg1	00000000101RRRRR	GR[reg1]←sign-extend (GR[reg1] (7 : 0))	1	1	1					
SXH	reg1	00000000111RRRRR	GR[reg1]←sign-extend (GR[reg1] (15 : 0))	1	1	1					
TRAP	vector	00000111111iiii 0000000100000000	EIPC	3	3	Э					
TST	reg1,reg2	rrrrr001011RRRRR	result←GR[reg2] AND GR[reg1]	1	1	1		0	×	×	
TST1	bit#3,disp16[reg1]	11bbb111110RRRRR ddddddddddddddd	adr←GR[reg1]+sign-extend(disp16) Z flag←Not (Load-memory-bit (adr,bit#3))	3 Note 3	3 Note 3	3 Note 3				×	
	reg2, [reg1]	rrrr1111111RRRRR 00000000011100110	adr←GR[reg1] Z flag←Not (Load-memory-bit (adr,reg2))	3 Note 3	3 Note 3	3 Note 3				×	
XOR	reg1,reg2	rrrrr001001RRRRR	GR[reg2]—GR[reg2] XOR GR[reg1]	1	1	1		0	×	×	
XORI	imm16,reg1,reg2	rrrrr110101RRRRR	GR[reg2]←GR[reg1] XOR zero-extend (imm16)	1	1	1		0	×	×	
ZXB	reg1	00000000100RRRRR	GR[reg1]←zero-extend (GR[reg1] (7:0))	1	1	1					
ZXH	reg1	00000000110RRRRR	GR[reg1]←zero-extend (GR[reg1] (15 : 0))	1	1	1					1

- Notes 1. dddddddd: Higher 8 bits of disp9.
 - 2. 3 if there is an instruction that rewrites the contents of the PSW immediately before.
 - 3. If there is no wait state (3 + the number of read access wait states).
 - **4.** n is the total number of list12 load registers. (According to the number of wait states. Also, if there are no wait states, n is the total number of list12 registers. If n = 0, same operation as when n = 1)
 - 5. RRRRR: other than 00000.
 - 6. The lower halfword data only are valid.
 - **7.** dddddddddddddddddd: The higher 21 bits of disp22.
 - 8. dddddddddddddd: The higher 15 bits of disp16.
 - 9. According to the number of wait states (1 if there are no wait states).
 - 10. b: bit 0 of disp16.
 - 11. According to the number of wait states (2 if there are no wait states).

Notes 12. In this instruction, for convenience of mnemonic description, the source register is made reg2, but the reg1 field is used in the opcode. Therefore, the meaning of register specification in the mnemonic description and in the opcode differs from other instructions.

rrrr = regID specification

RRRR = reg2 specification

13. iiiii: Lower 5 bits of imm9.

IIII: Higher 4 bits of imm9.

- **14.** Do not specify the same register for general-purpose registers reg1 and reg3.
- 15. sp/imm: specified by bits 19 and 20 of the sub-opcode.
- **16.** ff = 00: Load sp in ep.
 - 01: Load sign expanded 16-bit immediate data (bits 47 to 32) in ep.
 - 10: Load 16-bit logically left shifted 16-bit immediate data (bits 47 to 32) in ep.
 - 11: Load 32-bit immediate data (bits 63 to 32) in ep.
- 17. If imm = imm32, n + 3 clocks.
- **18.** rrrrr: Other than 00000.
- 19. ddddddd: Higher 7 bits of disp8.
- 20. dddd: Higher 4 bits of disp5.
- 21. dddddd: Higher 6 bits of disp8.

APPENDIX C REGISTER INDEX

(1/8)

Symbol	Name	Unit	(1/8) Page
ADCR	A/D conversion result register	ADC	439
ADIC	Interrupt control register	INTC	634
ADM	A/D converter mode register	ADC	436
ADS	Analog input channel specification register	ADC	438
ADTC0	Automatic data transfer address count register 0	CSI	520
ADTC1	Automatic data transfer address count register 1	CSI	520
ADTI0	Automatic data transfer interval specification register 0	CSI	526
ADTI1	Automatic data transfer interval specification register 1	CSI	526
ADTP0	Automatic data transfer address point specification register 0	CSI	524
ADTP1	Automatic data transfer address point specification register 1	CSI	524
ASIF0	Asynchronous serial interface transmit status register 0	UART	466
ASIF1	Asynchronous serial interface transmit status register 1	UART	466
ASIF2	Asynchronous serial interface transmit status register 2	UART	466
ASIM0	Asynchronous serial interface mode register 0	UART	463
ASIM1	Asynchronous serial interface mode register 1	UART	463
ASIM2	Asynchronous serial interface mode register 2	UART	463
ASIS0	Asynchronous serial interface status register 0	UART	465
ASIS1	Asynchronous serial interface status register 1	UART	465
ASIS2	Asynchronous serial interface status register 2	UART	465
AWC	Address wait control register	BCU	196
BCC	Bus cycle control register	BCU	197
BRGC0	Baud rate generator control register 0	UART	484
BRGC1	Baud rate generator control register 1	UART	484
BRGC2	Baud rate generator control register 2	UART	484
BRGCA0	Divisor selection register 0	CSI	524
BRGCA1	Divisor selection register 1	CSI	524
BRGIC	Interrupt control register	INIC	634
BSC	Bus size configuration register	BCU	185
CKSR0	Clock select register 0	UART	483
CKSR1	Clock select register 1	UART	483
CKSR2	Clock select register 2	UART	483
CMP00	8-bit timer H compare register 00	Timer	382
CMP01	8-bit timer H compare register 01	Timer	382
CMP10	8-bit timer H compare register 10	Timer	382
CMP11	8-bit timer H compare register 11	Timer	382
CORAD0	Correction address register 0	ROMC	681
CORAD1	Correction address register 1	ROMC	681
CORAD2	Correction address register 2	ROMC	681
CORAD3	Correction address register 3	ROMC	681
CORCN	Correction control register	ROMC	682

	<u></u>		(2/8)
Symbol	Name	Unit	Page
CR000	16-bit timer capture/compare register 000	Timer	308
CR001	16-bit timer capture/compare register 001	Timer	310
CR010	16-bit timer capture/compare register 010	Timer	308
CR011	16-bit timer capture/compare register 011	Timer	310
CR020	16-bit timer capture/compare register 020	Timer	308
CR021	16-bit timer capture/compare register 021	Timer	310
CR030	16-bit timer capture/compare register 030	Timer	308
CR031	16-bit timer capture/compare register 031	Timer	310
CR040	16-bit timer capture/compare register 040	Timer	308
CR041	16-bit timer capture/compare register 041	Timer	310
CR050	16-bit timer capture/compare register 050	Timer	308
CR051	16-bit timer capture/compare register 051	Timer	310
CR5	16-bit timer compare register 5	Timer	363, 375, 378
CR50	8-bit timer compare register 50	Timer	363
CR51	8-bit timer compare register 51	Timer	363
CRC00	Capture/compare control register 00	Timer	315
CRC01	Capture/compare control register 01	Timer	315
CRC02	Capture/compare control register 02	Timer	315
CRC03	Capture/compare control register 03	Timer	315
CRC04	Capture/compare control register 04	Timer	315
CRC05	Capture/compare control register 05	Timer	315
CSI0IC0	Interrupt control register	INTC	634
CSI0IC1	Interrupt control register	INTC	634
CSI0IC2	Interrupt control register	INTC	634
CSIA0Bn	CSIA0 buffer RAMn (n = 0 to F)	CSI	526
CSIA1Bn	CSIA1 buffer RAMn (n = 0 to F)	CSI	526
CSIAIC0	Interrupt control register	INTC	634
CSIAIC1	Interrupt control register	INTC	634
CSIC0	Clocked serial interface clock selection register 0	CSI	496
CSIC1	Clocked serial interface clock selection register 1	CSI	496
CSIC2	Clocked serial interface clock selection register 2	CSI	496
CSIM00	Clocked serial interface mode register 00	CSI	494
CSIM01	Clocked serial interface mode register 01	CSI	494
CSIM02	Clocked serial interface mode register 02	CSI	494
CSIMA0	Serial operation mode specification register 0	CSI	521
CSIMA1	Serial operation mode specification register 1	CSI	521
CSIS0	Serial status register 0	CSI	522
CSIS1	Serial status register 1	CSI	522
CSIT0	Serial trigger register 0	CSI	523
CSIT1	Serial trigger register 1	CSI	523
DACS0	D/A conversion value setting register 0	DAC	456
DACS1	D/A conversion value setting register 1	DAC	456
DAM	D/A converter mode register	DAC	456
DWC0	Data wait control register 0	BCU	193

(3/8)

IIC0 IIC shift re IIC1 IIC shift re IICC0 IIC control IICC1 IIC control IICC1 IIC clock s	register 0 register 1 election register 0 election register 1 gister 0	Unit BCU I°C I°C	Page 184 567 567 555 555 565
IIC0 IIC shift re IIC1 IIC shift re IICC0 IIC control IICC1 IIC control IICCL0 IIC clock s IICCL1 IIC clock s	gister 0 gister 1 register 0 register 1 election register 0 election register 1 gister 0	12C	567 567 555 555
IIC1 IIC shift re IICC0 IIC control IICC1 IIC control IICCL0 IIC clock s IICCL1 IIC clock s	register 0 register 1 election register 0 election register 1 gister 0	1°C 1°C 1°C 1°C	567 555 555
IICC0 IIC control IICC1 IIC control IICCL0 IIC clock s IICCL1 IIC clock s	register 0 register 1 election register 0 election register 1 gister 0	l²C l²C l²C	555 555
IICC1 IIC control IICCL0 IIC clock s IICCL1 IIC clock s	register 1 election register 0 election register 1 gister 0	I ² C	555
IICCL0 IIC clock s IICCL1 IIC clock s	election register 0 election register 1 gister 0	I ² C	
IICCL1 IIC clock s	election register 1 gister 0		565
-	gister 0	I ² C	
IICF0 IIC flag reg			565
		I ² C	563
IICF1 IIC flag reg	gister 1	I ² C	563
IICIC0 Interrupt co	ontrol register	INTC	634
IICIC1 Interrupt co	ontrol register	INTC	635
IICS0 IIC status	register 0	I ² C	560
IICS1 IIC status	register 1	I ² C	560
IICX0 IIC function	n expansion register 0	I ² C	566
IICX1 IIC function	n expansion register 1	I ² C	566
IMR0 Interrupt m	nask register 0	INTC	636
IMR1 Interrupt m	nask register 1	INTC	636
IMR2 Interrupt m	nask register 2	INTC	636
IMR3 Interrupt m	nask register 3	INTC	636
IMR3L Interrupt m	nask register 3L	INTC	636
INTF0 External in	nterrupt falling edge specification register 0	INTC	642
INTF9H External in	nterrupt falling edge specification register 9H	INTC	643
INTR0 External in	nterrupt rising edge specification register 0	INTC	642
INTR9H External in	sterrupt rising edge specification register 9H	INTC	643
ISPR In-service	priority register	INTC	638
KRIC Interrupt of	ontrol register	INTC	634
KRM Key return	mode register	KR	656
OCDM On-chip de	ebug mode register	_	99
OSTS Oscillation	stabilization time selection register	Standby	662
P0 Port 0 regi	ster	Port	97
	se elimination control register	Timer	303
P1 Port 1 regi	ster	Port	100
P1NFC TIP01 nois	se elimination control register	Timer	303
P3 Port 3 regi	ster	Port	103
P4 Port 4 regi	ster	Port	107
P5 Port 5 regi	ster	Port	109
P6 Port 6 regi	ster	Port	113
P7 Port 7 regi	ster	Port	117
P8 Port 8 regi	ster	Port	118
P9 Port 9 regi	ster	Port	122
PCC Processor	clock control register	CG	211
PCD Port CD re	egister	Port	129
PCM Port CM re		Port	130

			(4/8)
Symbol	Name	Unit	Page
PCS	Port CS register	Port	132
PCT	Port CT register	Port	134
PDH	Port DH register	Port	136
PDL	Port DL register	Port	139
PF3H	Port 3 function register H	Port	105
PF4	Port 4 function register	Port	108
PF5	Port 5 function register	Port	110
PF6	Port 6 function register	Port	115
PF8	Port 8 function register	Port	119
PF9H	Port 9 function register H	Port	125
PFC3	Port 3 function control register	Port	105
PFC5	Port 5 function control register	Port	111
PFC6H	Port 6 function control register H	Port	115
PFC8	Port 8 function control register	Port	120
PFC9	Port 9 function control register	Port	125
PFCE3	Port 3 function control expansion register	Port	106
PFM	Power fail comparison mode register	ADC	441
PFT	Power fail comparison threshold register	ADC	441
PIC0	Interrupt control register	INTC	634
PIC1	Interrupt control register	INTC	634
PIC2	Interrupt control register	INTC	634
PIC3	Interrupt control register	INTC	634
PIC4	Interrupt control register	INTC	634
PIC5	Interrupt control register	INTC	634
PIC6	Interrupt control register	INTC	634
PLLCTL	PLL control register	CG	216, 431
PM0	Port 0 mode register	Port	97
PM1	Port 1 mode register	Port	100
PM3	Port 3 mode register	Port	103
PM4	Port 4 mode register	Port	107
PM5	Port 5 mode register	Port	109
PM6	Port 6 mode register	Port	113
PM8	Port 8 mode register	Port	118
PM9	Port 9 mode register	Port	122
PMC0	Port 0 mode control register	Port	98
PMC3	Port 3 mode control register	Port	104
PMC4	Port 4 mode control register	Port	108
PMC5	Port 5 mode control register	Port	110
PMC6	Port 6 mode control register	Port	114
PMC8	Port 8 mode control register	Port	119
PMC9	Port 9 mode control register	Port	122
PMCCM	Port CM mode control register	Port	131
PMCCS	Port CS mode control register	Port	133
PMCCT	Port CT mode control register	Port	135

(5/8)

Port Port Port Port Port Port Port Port	Page 137 140 129 130 132 134
Port Port Port Port Port Port Port Port	140 129 130 132 134
Port Port Port Port Port Port Port	129 130 132 134
Port Port Port Port Port	130 132 134
Port Port Port Port	132 134
Port Port Port	134
Port Port	
Port	136
CPU	139
1	86
Timer	319
Timer	320
Timer	321
Timer	322
Timer	323
Timer	324
Timer	406
Timer	405
Standby	660
Standby	661
Port	98
Port	101
Port	106
Port	108
Port	111
Port	116
Port	120
Port	128
RTP	425
RTP	427
RTP	427
RTP	426
RTP	426
UART	467
UART	467
UART	467
CSI	501
CSI	501
CSI	501
CSI	520
CSI	520
CSI	497
	CPU Timer Standby Standby Standby Port Port

	_		(6/8)
Symbol	Name	Unit	Page
SIRB0L	Clocked serial interface receive buffer register 0L	CSI	497
SIRB1	Clocked serial interface receive buffer register 1	CSI	497
SIRB1L	Clocked serial interface receive buffer register 1L	CSI	497
SIRB2	Clocked serial interface receive buffer register 2	CSI	497
SIRB2L	Clocked serial interface receive buffer register 2L	CSI	497
SIRBE0	Clocked serial interface read-only receive buffer register 0	CSI	498
SIRBE0L	Clocked serial interface read-only receive buffer register 0L	CSI	498
SIRBE1	Clocked serial interface read-only receive buffer register 1	CSI	498
SIRBE1L	Clocked serial interface read-only receive buffer register 1L	CSI	498
SIRBE2	Clocked serial interface read-only receive buffer register 2	CSI	498
SIRBE2L	Clocked serial interface read-only receive buffer register 2L	CSI	498
SOTB0	Clocked serial interface transmit buffer register 0	CSI	499
SOTB0L	Clocked serial interface transmit buffer register 0L	CSI	499
SOTB1	Clocked serial interface transmit buffer register 1	CSI	499
SOTB1L	Clocked serial interface transmit buffer register 1L	CSI	499
SOTB2	Clocked serial interface transmit buffer register 2	CSI	499
SOTB2L	Clocked serial interface transmit buffer register 2L	CSI	499
SOTBF0	Clocked serial interface initial transmit buffer register 0	CSI	500
SOTBF0L	Clocked serial interface initial transmit buffer register 0L	CSI	500
SOTBF1	Clocked serial interface initial transmit buffer register 1	CSI	500
SOTBF1L	Clocked serial interface initial transmit buffer register 1L	CSI	500
SOTBF2	Clocked serial interface initial transmit buffer register 2	CSI	500
SOTBF2L	Clocked serial interface initial transmit buffer register 2L	CSI	500
SREIC0	Interrupt control register	INTC	634
SREIC1	Interrupt control register	INTC	634
SREIC2	Interrupt control register	INTC	635
SRIC0	Interrupt control register	INTC	634
SRIC1	Interrupt control register	INTC	634
SRIC2	Interrupt control register	INTC	635
STIC0	Interrupt control register	INTC	634
STIC1	Interrupt control register	INTC	634
STIC2	Interrupt control register	INTC	635
SVA0	Slave address register 0	I ² C	567
SVA1	Slave address register 1	I ² C	567
SYS	System status register	CPU	86
TCL50	Timer clock selection register 50	Timer	364
TCL51	Timer clock selection register 51	Timer	364
TM00	16-bit timer counter 00	Timer	308
TM01	16-bit timer counter 01	Timer	308
TM02	16-bit timer counter 02	Timer	308
TM03	16-bit timer counter 03	Timer	308
TM04	16-bit timer counter 04	Timer	308
TM05	16-bit timer counter 05	Timer	308
TM0IC00	Interrupt control register	INTC	634

(7/8)

Symbol	Name	Unit	(7/8 Page
TM0IC01		INTC	634
TM0IC10	Interrupt control register	INTC	
	Interrupt control register		634
TM0IC11	Interrupt control register	INTC	634
TM0IC20	Interrupt control register	INTC	634
TM0IC21	Interrupt control register	INTC	634
TM0IC30	Interrupt control register	INTC	634
TM0IC31	Interrupt control register	INTC	634
TM0IC40	Interrupt control register	INTC	634
TM0IC41	Interrupt control register	INTC	634
TM0IC50	Interrupt control register	INTC	634
TM0IC51	Interrupt control register	INTC	634
TM5	16-bit timer counter 5	Timer	377
TM50	8-bit timer counter 50	Timer	362
TM51	8-bit timer counter 51	Timer	362
TM5IC0	Interrupt control register	INTC	634
TM5IC1	Interrupt control register	INTC	634
TMC00	16-bit timer mode control register 00	Timer	312
TMC01	16-bit timer mode control register 01	Timer	312
TMC02	16-bit timer mode control register 02	Timer	312
TMC03	16-bit timer mode control register 03	Timer	312
TMC04	16-bit timer mode control register 04	Timer	312
TMC05	16-bit timer mode control register 05	Timer	312
TMC50	8-bit timer mode control register 50	Timer	365
TMC51	8-bit timer mode control register 51	Timer	365
TMCYC0	8-bit timer H carrier control register 0	Timer	386
TMCYC1	8-bit timer H carrier control register 1	Timer	386
TMHIC0	Interrupt control register	INTC	634
TMHIC1	Interrupt control register	INTC	634
TMHMD0	8-bit timer H mode register 0	Timer	384
TMHMD1	8-bit timer H mode register 1	Timer	385
TOC00	16-bit timer output control register 00	Timer	316
TOC01	16-bit timer output control register 01	Timer	316
TOC02	16-bit timer output control register 02	Timer	316
TOC03	16-bit timer output control register 03	Timer	316
TOC04	16-bit timer output control register 04	Timer	316
TOC05	16-bit timer output control register 05	Timer	316
TP0CCIC0	Interrupt control register	INTC	635
TP0CCIC1	Interrupt control register	INTC	635
TP0CCR0	TMP0 capture/compare register 0	Timer	227
TP0CCR1	TMP0 capture/compare register 1	Timer	229
TP0CNT	TMP0 counter read buffer register	Timer	231
TP0CTL0	TMP0 control register 0	Timer	221
TP0CTL1	TMP0 control register 1	Timer	222
TP0IOC0	TMP0 I/O control register 0	Timer	223

APPENDIX C REGISTER INDEX

(8/8)

Symbol	Name	Unit	Page
TP0IOC1	TMP0 I/O control register 1	Timer	224
TP0IOC2	TMP0 I/O control register 2	Timer	225
TP0OPT0	TMP0 option register 0	Timer	226
TP00VIC	Interrupt control register	INTC	635
TXB0	Transmit buffer register 0	UART	468
TXB1	Transmit buffer register 1	UART	468
TXB2	Transmit buffer register 2	UART	468
VSWC	System wait control register	CPU	88
WDCS	Watchdog timer clock selection register	WDT	416
WDT1IC	Interrupt control register	INTC	634
WDTE	Watchdog timer enable register	WDT	422
WDTM1	Watchdog timer mode register 1	WDT	417, 640
WDTM2	Watchdog timer mode register 2	WDT	421
WTIC	Interrupt control register	INTC	634
WTIIC	Interrupt control register	INTC	634
WTM	Watch timer operation mode register	WT	409

APPENDIX D REVISION HISTORY

D.1 Modifications from Document Number U15862EJ4V1UD00

Page	Description
Throughout	 Extraction of only descriptions concerning V850ES/KJ1 Addition of following products μPD70F3217H, 70F3217HY, 70F3218H, 70F3218HY Addition of pins supporting added products Addition of internal ROM, RAM, and flash memory capacities of added products
p.35	Modification of description in 1.7 Overview of Functions
p.50	Modification of I/O circuit type 13-B to 13-AH in 2.4 Pin I/O Circuits
p.60	Modification of description in 3.3 (2) Flash memory programming mode
p.65	Addition of 3.4.4 (1) (a) Internal ROM (256 KB)
p.67	Addition of 3.4.4 (2) (a) Internal RAM (16 KB)
p.73	Modification of description in 3.4.6 Peripheral I/O registers
p.88	Modification of description in 3.4.8 (1) System wait control register and (2) Access to special on-chip peripheral I/O register
p.94	Addition of 4.3 (5) Port n function control expansion register (PFCEn)
p.96	Modification of description in Figure 4-1 Register Settings and Pin Functions
p.99	Addition of 4.3.1 (5) Cautions
p.105	Modification of description in 4.3.3 (5) Port 3 function control register (PFC3)
p.106	Addition of 4.3.3 (6) Port 3 function control expansion register (PFCE3)
p.106	Addition of 4.3.3 (8) Specifying alternate-function pins of port 3
pp.141 to 169	Modification of Figures 4-3 to 4-31 (partial addition)
p.171	Modification of description in Table 4-19 Settings When Port Pins Are Used for Alternate Functions
p.218	Addition of CHAPTER 7 16-BIT TIMER/EVENT COUNTER P (TMP)
p.526	Addition of Caution 1 in 18.3 (7) CSIAn buffer RAM (CSIAnBm)
p.661	Modification of bit 7 in 22.2 (2) Power save mode register (PSMR)
p.684	Addition of CHAPTER 26 FLASH MEMORY (SINGLE POWER)
p.721	Addition of CHAPTER 28 ELECTRICAL SPECIFICATIONS (SINGLE-POWER FLASH MEMORY VERSION) (TARGET)
pp.783 to 805	Modification of bus timing, basic operation, and timer timing in CHAPTER 29 ELECTRICAL SPECIFICATIONS (STANDARD PRODUCTS (MASK ROM VERSION AND TWO-POWER FLASH MEMORY VERSION), (A) GRADE PRODUCTS)
pp.827, 828	Modification of basic operation and timer timing in CHAPTER 30 ELECTRICAL SPECIFICATIONS ((A1) GRADE PRODUCTS) (TARGET)
pp.848, 849	Modification of basic operation and timer timing in CHAPTER 31 ELECTRICAL SPECIFICATIONS ((A2) GRADE PRODUCTS) (TARGET)
p.860	Addition of APPENDIX A DEVELOPMENT TOOLS
p.866	Addition of APPENDIX B INSTRUCTION SET LIST