

12-Channel 1:2 MUX/DEMUX Switch with Integrated 4-Channel Sideband Signal Switching for DVI/HDMI and DisplayPort (DP) Applications

Check for Samples: TS3DV621

FEATURES

- Switch Type: 2:1 or 1:2
- Data Rate Compatibility
 - HDMI v1.4
 - DVI 1.0
 - DisplayPort 1.1a
- Bandwidth (-3dB) 2.2 GHz
- R_{ON} 8 Ω
- C_{ON} 5.6 pF
- V_{cc} Range 3.0V–3.6 V
- I/O Voltage Range 0–5 V
- Bit-to-Bit Skew 6 ps Typical
- Propagation Delay 40 ps Typical
- Special Features
 - Dedicated Enable Logic Supports Hi-Z Mode
 - I_{OFF} Protection Prevents Current Leakage in Powered Down State (V_{CC} = 0 V)

QFN - RUA

PACKAGE

Tape and Reel

• ESD Performance

T_A -40°C to 85°C

ÆÀ

- 2kV Human Body Model (A114B, Class II)
- 1kV Charged Device Model (C101)
- 42-pin QFN Package (9 x 3.5 mm, 0.5 mm Pitch)

APPLICATIONS

- DVI/HDMI/DisplayPort Signal Switching
- General Purpose TMDS Signal Switching

DESCRIPTION

The TS3DV621 is a 1:2 or 2:1 bi-directional multiplexer/demultiplexer with a integrated 4 sideband control channel (DDC, AUX, CEC, or HPD) signal switcher. Operating from a 3 to 3.6V supply, the TS3DV621 offers low and flat ON-state resistance as well as low I/O capacitance, which allows the TS3DV621 to achieve a typical bandwidth of 2.2 GHz. The device provides the high bandwidth necessary for HDMI, DVI, and DisplayPort applications. The TS3DV621 expands the high-speed physical link interface from a single HDMI port to two HDMI ports (A or B port) or vise-versa. It can also be used for DisplayPort (DP) source/sink applications. The integrated side-band control channels allow 5V signals to pass through, making the TS3DV621 suitable for HDMI applications.

The most common application for the TS3DV621 is the sink application. In this case, there are two possible sources (DVD, set-top box, or game console) that are routed to one receiver. The unselected port is in the high-impedance mode, such that the receiver receives information from only one source. HDCP encryption is passed through the switch for the receiver to decode.

ORDERING INFORMATION

ORDERABLE PART NUMBER

TS3DV621RUAR

Figure 1. Multiplexing Dual Video Input Source (HDMI/DisplayPort)

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

TOP-SIDE MARKING


SD621

TS3DV621

SCDS330B-JANUARY 2012-REVISED MAY 2012

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.



PIN FUNCTIONS

FUNCTIO	UNCTIONS							
F	PIN		DESCRIPTION					
NAME	NO.	I/O TYPE	DESCRIPTION					
VCC	1,17, 30	Power	Supply Voltage					
GND	PowerPad	Ground	Ground					
EN	8	Ι	Enable Input					
SEL1	9	Ι	Select Input 1					
SEL2	10	Ι	Select Input 2					
D0+A	41	I/O	Port A, Lane 0, +ve signal					
D0-A	39	I/O	Port A, Lane 0, -ve signal					
D1+A	38	I/O	Port A, Lane 1, +ve signal					
D1-A	36	I/O	Port A, Lane 1, -ve signal					
D2+A	34	I/O	Port A, Lane 2, +ve signal					
D2-A	32	I/O	Port A, Lane 2, -ve signal					
D3+A	29	I/O	Port A, Lane 3, +ve signal					
D3-A	27	I/O	Port A, Lane 3, -ve signal					
D0+B	42	I/O	Port B, Lane 0, +ve signal					
D0-B	40	I/O	Port B, Lane 0, -ve signal					
D1+B	37	I/O	Port B, Lane 1, +ve signal					
D1-B	35	I/O	Port B, Lane 1, -ve signal					
D2+B	33	I/O	Port B, Lane 2, +ve signal					
D2-B	31	I/O	Port B, Lane 2, -ve signal					
D3+B	28	I/O	Port B, Lane 3, +ve signal					
D3-B	26	I/O	Port B, Lane 3, -ve signal					
D0+	2	I/O	Common Port, Lane 0, +ve signal					
D0-	3	I/O	Common Port, Lane 0, -ve signal					
D1+	4	I/O	Common Port, Lane 1, +ve signal					
D1–	5	I/O	Common Port, Lane 1, -ve signal					
D2+	6	I/O	Common Port, Lane 2, +ve signal					
D2-	7	I/O	Common Port, Lane 2, -ve signal					
D3+	11	I/O	Common Port, Lane 3, +ve signal					
D3-	12	I/O	Common Port, Lane 3, -ve signal					
AUX+A	25	I/O	+ve AUX Channel for Port A					
AUX-A	23	I/O	-ve AUX Channel for Port A					
HPDA	21	I/O	Port A HPD					
CECA	19	I/O	Port A CEC					
AUX+B	24	I/O	+ve AUX Channel for Port B					
AUX-B	22	I/O	-ve AUX Channel for Port B					
HPDB	20	I/O	Port B HPD					
CECB	18	I/O	Port B CEC					
AUX+	13	I/O	+ve AUX Channel for Common Port					
AUX–	14	I/O	-ve AUX Channel for Common Port					
HPD	15	I/O	HPD for Common Port					
CEC	16	I/O	CEC for Common Port					
	1							



www.ti.com



LOGIC DIAGRAM




Table 1. FUNCTION TABLE

EN	SEL1	SEL2	FUNCTION
L	Х	Х	All I/O = High Impedance
Н	L ⁽¹⁾	L ⁽¹⁾	Output port A = Input Output Port B = High Impedance
Н	H ⁽¹⁾	H ⁽¹⁾	Output Port A = High Impedance Output Port B = Input


(1) Tie SEL1 and SEL2 together for easy output control

SCDS330B-JANUARY 2012-REVISED MAY 2012




www.ti.com

APPLICATION EXAMPLES









ABSOLUTE MAXIMUM RATINGS⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

			MI	N MAX	UNIT
V _{CC}	Supply voltage range		-0	.5 4.6	V
V _{I/O}	Analog voltage range ⁽²⁾⁽³⁾⁽⁴⁾	All I/O	-0	.5 7	V
V _{IN}	Digital input voltage range ⁽²⁾⁽³⁾	SEL1, SEL2	-0	.5 7	V
I _{I/OK}	Analog port diode current	V _{I/O} < 0		-50	mA
I _{IK}	Digital input clamp current	V _{IN} < 0		-50	mA
I _{I/O}	On-state switch current ⁽⁵⁾	All I/O	-12	.8 128	mA
I _{DD} I _{GND}	Continuous current through V _{DD} or GND		-10	0 100	mA
θ_{JA}	Package thermal impedance ⁽⁶⁾	RUA package		31.8	°C/W
T _{stg}	Storage temperature range		-6	5 150	°C

(1) Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltages are with respect to ground, unless otherwise specified.

(3) The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

(4) V_I and V_O are used to denote specific conditions for $V_{I/O}$.

(5) I_I and I_O are used to denote specific conditions for $I_{I/O}$.

(6) The package thermal impedance is calculated in accordance with JESD 51-7

RECOMMENDED OPERATING CONDITIONS⁽¹⁾

			MIN	MAX	UNIT
V_{CC}	Supply voltage				V
VIH	High-level control input voltage	SEL1, SEL2	2	5.5	V
VIL	Low-level control input voltage	SEL1, SEL2	0	0.8	V
V _{IN}	Input voltage	SEL1, SEL2	0	5.5	V
V _{I/O}	Input/Output voltage			5.5	V
T _A	Operating free-air temperature			85	°C

(1) All unused control inputs of the device must be held at VDD or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

TS3DV621

SCDS330B - JANUARY 2012 - REVISED MAY 2012

ELECTRICAL CHARACTERISTICS

	PARAMETER		TEST CONDITIONS ⁽¹⁾	MIN	TYP ⁽²⁾	MAX	UNIT
V _{IK}	Digital input clamp voltage	SEL1,SEL2	V _{CC} = 3.6 V, I _{IN} = -18 mA	- 1. 2	- 0. 8		V
R _{ON}	On-state resistance	All I/O	$V_{CC} = 3 \text{ V}, \ 1.5 \text{ V} \le V_{I/O} \le V_{CC}, \ I_{I/O} = -40 \text{ mA}$		8	12	Ω
R _{ON(flat)} ⁽³⁾	On-state resistance flatness	All I/O	V_{CC} = 3 V, VI/O = 1.5 V and $V_{CC},$ $I_{I/O}$ = –40mA		1.5		Ω
$\Delta R_{ON}^{(4)}$	On-state resistance match between channels	All I/O	$V_{CC} = 3 \text{ V}, \ 1.5 \text{ V} \le V_{I/O} \le V_{CC}, \ I_{I/O} = -40 \text{mA}$		0.4	1	Ω
I _{IH}	Digital input high leakage current	SEL1,SEL2	V_{CC} = 3.6 V , V_{IN} = V_{DD}			±1	μA
IIL	Digital input low leakage current	SEL1,SEL2	V_{CC} = 3.6 V, V_{IN} = GND			±1	μA
I _{OFF}	Leakage under power off conditions	All outputs	$V_{CC} = 0 \text{ V}, \text{ V}_{I/O} = 0 \text{ to } 3.6 \text{ V}, \text{ V}_{IN} = 0 \text{ to } 5.5 \text{ V}$			±1	μA
C _{IN}	Digital input capacitance	SEL1,SEL2	f = 1 MHz, V _{IN} = 0 V		2.6	3.2	pF
C _{OFF}	Switch OFF capacitance	All I/O	f = 1 MHz, $V_{I/O}$ = 0 V, Output is open, Switch is OFF		2		pF
C _{ON}	Switch ON capacitance	All I/O	f = 1 MHz, $V_{I/O}$ = 0 V, Output is open, Switch is ON		5.6		pF
I _{CC}	VCC supply current		V_{CC} = 3.6 V, $I_{I/O}$ = 0, V_{IN} = V_{DD} or GND		300	400	μA

(1) V_{I} , V_{O} , I_{I} , and I_{O} refer to I/O pins, V_{IN} refers to the control inputs (2) All typical values are at $V_{CC} = 3.3V$ (unless otherwise noted), $T_{A} = 25^{\circ}C$ (3) $R_{ON(FLAT)}$ is the difference of R_{ON} in a given channel at specified voltages.

(4) ΔR_{ON} is the difference of R_{ON} from center port to any other ports.

SWITCHING CHARACTERISTICS

Over recommended operation free-air temperature range, V_{CC} = 3.3 V ± 0.3 V, R_L = 200 Ω , C_L = 4 pF (unless otherwise noted) (see and)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	TYP ⁽¹⁾	МАХ	UNIT
t _{pd} ⁽²⁾	All I/O input side	All I/O output side		40		ps
t _{PZH} , t _{PZL}	SEL1, SEL2	All I/O	2		7	ns
t _{PHZ} , t _{PLZ}	SEL1, SEL2	All I/O	2		5	ns
t _{sk(0)} ⁽³⁾	All I/O input side	All I/O output side		6	30	ps
t _{sk(p)} ⁽⁴⁾				6	30	ps

(1) All typical values are at V_{CC} = 3.3 V (unless otherwise noted), T_A = 25°C.

The propagation delay is the calculated RC time constant of the typical ON-State resistance of the switch and the specified load (2) capacitance when driven by an ideal voltage source (zero output impedance).

Output skew between center port and any other channel. (3)

(4) Skew between opposite transitions of the same output |tPHL - tPLH|

DYNAMIC CHARACTERISTICS

Over recommended operation free-air temperature range, V_{CC} = 3.3 V ± 0.3 V (unless otherwise noted)


PARAMETER	TEST CONDITIONS	TYP ⁽¹⁾	UNIT
XTALK	$R_{L} = 50 \Omega, f = 250 MHz$ (Figure 11)	-43	dB
OIRR	$R_{L} = 50 \Omega, f = 250 MHz$ (Figure 12)	-42	dB
BW	$R_L = 50 \Omega$, Switch ON (Figure 10)	2.2	GHz

(1) All typical values are at V_{CC} = 3.3 V (unless otherwise noted), T_A = 25°C.



TS3DV621 SCDS330B – JANUARY 2012 – REVISED MAY 2012







TEXAS INSTRUMENTS

www.ti.com

PARAMETER MEASUREMENT INFORMATION



TEST	V _{DD}	S1	RL	V _{in}	CL	V_{Δ}
t _{PLZ} /t _{PZL}	3.3 V ± 0.3 V	2 × V _{DD}	200 Ω	GND	4 pF	0.3 V
t _{PHZ} /t _{PZH}	3.3 V ± 0.3 V	GND	200 Ω	V _{DD}	4 pF	0.3 V




ENABLE AND DISABLE TIMES

- NOTES: A. C_L includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z₀ = 50 Ω , t_r \leq 2.5 ns, t_f \leq 2.5 ns.
 - D. The outputs are measured one at a time, with one transition per measurement.
 - E. $t_{\text{PLZ}} \, \text{and} \, t_{\text{PHZ}} \, \text{are the same as} \, t_{\text{dis}}.$
 - F. t_{PZL} and t_{PZH} are the same as t_{en} .


Figure 8. Test Circuit and Voltage Waveforms



PARAMETER MEASUREMENT INFORMATION (continued)



TEST	V _{CC}	S1	RL	V _{in}	CL
t _{sk(o)}	3.3 V ± 0.3 V	Open	200 Ω	V_{CC} or GND	4 pF
t _{sk(p)}	3.3 V ± 0.3V	Open	200 Ω	V _{CC} or GND	4 pF



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z₀ = 50 Ω , t_r \leq 2.5 ns, t_f \leq 2.5 ns.
- D. The outputs are measured one at a time, with one transition per measurement.

Figure 9. Test Circuit and Voltage Waveforms

TEXAS INSTRUMENTS

www.ti.com

PARAMETER MEASUREMENT INFORMATION (continued)





Figure 10. Test Circuit for Frequency Response (BW)

Frequency response is measured at the output of the ON channel. For example, when $V_{SEL} = 0$ and A_0 is the input, the output is measured at B0. All unused analog I/O ports are left open.

HP8753ES Setup

Average = 4 RBW = 3 kHz V_{BIAS} = 0.35 V ST = 2 s P1 = 0 dBM





PARAMETER MEASUREMENT INFORMATION (continued)

A. C_{L} includes probe and jig capacitance.

B. A 50 W termination resistor is needed to match the loading of the network analyzer.

Figure 11. Test Circuit for Crosstalk (X_{TALK})

Crosstalk is measured at the output of the nonadjacent ON channel. For example, when $V_{SEL} = 0$ and A_1 is the input, the output is measured at A_3 . All unused analog input (A) ports are connected to GND, and output (B) ports are left open.


HP8753ES Setup

Average = 4 RBW = 3 kHz V_{BIAS} = 0.35 V ST = 2 s P1 = 0 dBM

TEXAS INSTRUMENTS

www.ti.com





A. $C_{\scriptscriptstyle L}$ includes probe and jig capacitance.

B. A 50 W termination resistor is needed to match the loading of the network analyzer.

Figure 12. Test Circuit for OFF Isolation (O_{IRR})

OFF isolation is measured at the output of the OFF channel. For example, when $V_{SEL} = GND$ and A_1 is the input, the output is measured at 1B₂. All unused analog input (A) ports are connected to ground, and output (B) ports are left open.

HP8753ES Setup

Average = 4 RBW = 3 kHz V_{BIAS} = 0.35 V ST = 2 s P1 = 0 dBM



REVISION HISTORY

C	hanges from Original (January 2012) to Revision A	Page
•	Changed C _{ON} value in FEATURES from 5.6 pF to 4 pF.	1
•	Deleted LEVEL-SHIFTING REQUIREMENT FOR DUAL-MODE DP/HDMI APPLICATION section from document	4
•	Added C _{ON} TYP value to the ELECTRICAL CHARACTERISTICS table.	6
CI	hanges from Revision A (February 2012) to Revision B	Page

•	Changed C _{ON} value from 4 pF to 5.6 pF.	1
•	Changed CON TYP value to the ELECTRICAL CHARACTERISTICS table.	6



PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	Eco Plan ⁽²⁾	Lead/ Ball Finish	MSL Peak Temp ⁽³⁾	Samples (Requires Login)
TS3DV621RUAR	ACTIVE	WQFN	RUA	42	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.


Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

MECHANICAL DATA



- Β. This drawing is subject to change without notice.
 - QFN (Quad Flatpack No-Lead) package configuration. C.
 - D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
 - See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions. Ε.



RUA (R-PWQFN-N42)


PLASTIC QUAD FLATPACK NO-LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).


For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



NOTE: All linear dimensions are in millimeters





- Α. All linear dimensions are in millimeters.
 - This drawing is subject to change without notice. Β.
 - Publication IPC-7351 is recommended for alternate designs. C.
 - D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat-Pack Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <http://www.ti.com>.
 - E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
 - F. Customers should contact their board fabrication site for recommended solder mask tolerances and via tenting recommendations for vias placed in the thermal pad.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Mobile Processors	www.ti.com/omap		
Wireless Connectivity	www.ti.com/wirelessconnectivity		
	TI 505 0		

TI E2E Community Home Page

e2e.ti.com

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2012, Texas Instruments Incorporated