SDAS215A - APRIL 1982 - REVISED DECEMBER 1994

- 3-State Version of the 'ALS151
- 3-State Outputs Interface Directly With System Bus
- Perform Parallel-to-Serial Conversion
- Complementary Outputs Provide True and Inverted Data
- Package Options Include Plastic Small-Outline (D) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) 300-mil DIPs


#### description

These data selectors/multiplexers contain full binary decoding to select one-of-eight data sources and feature controlled complementary 3-state outputs.


The 3-state outputs can interface with and drive data lines of bus-organized systems. With all but one of the common outputs disabled (at the high-impedance state), the low impedance of the signal-enabled output drives the bus line to a high or low logic level. Both outputs are controlled by the output-enable  $(\overline{OE})$  input. The outputs are disabled when  $\overline{OE}$  is high.

The SN54ALS251 is characterized for operation over the full military temperature range of  $-55^{\circ}$ C to 125°C. The SN74ALS251 is characterized for operation from 0°C to 70°C.

#### SN54ALS251 ... J PACKAGE SN74ALS251 ... D OR N PACKAGE (TOP VIEW)



## SN54ALS251 . . . FK PACKAGE (TOP VIEW)



NC - No internal connection


#### **FUNCTION TABLE**

	INP	OUTPUTS			
SELECT					
С	В	Α	OE	Υ	W
Χ	Х	Χ	Н	Z	Z
L	L	L	L	D0	D0
L	L	Н	L	D1	D1
L	Н	L	L	D2	D2
L	Н	Н	L	D3	D3
Н	L	L	L	D4	D4
Н	L	Н	L	D5	D5
Н	Н	L	L	D6	D6
Н	Н	Н	L	D7	D7

D0, D1, ... D7 = the level of the respective D input


SDAS215A - APRIL 1982 - REVISED DECEMBER 1994

## logic symbol†



 $<sup>\</sup>dagger$  This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the D, J, and N packages.

### logic diagram (positive logic)



Pin numbers shown are for the D, J, and N packages.



SDAS215A - APRIL 1982 - REVISED DECEMBER 1994

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, V <sub>CC</sub>		7 \
Input voltage, V <sub>I</sub>		7 \
Voltage applied to a disabled 3-state output .		5.5 \
Operating free-air temperature range, TA: SN	54ALS251	-55°C to 125°C
SN	74ALS251	0°C to 70°C
Storage temperature range		-65°C to 150°C

### recommended operating conditions

		SN54ALS251		SN74ALS251			UNIT	
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Vcc	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
V <sub>IH</sub>	High-level input voltage	2			2			V
$V_{IL}$	Low-level input voltage			0.7			0.8	V
IOH	High-level output current			-1			-2.6	mA
lOL	Low-level output current			12			24	mA
TA	Operating free-air temperature	-55		125	0		70	°C

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		SN	SN54ALS251			SN74ALS251		
				MIN	TYP <sup>‡</sup>	MAX	MIN	TYP <sup>‡</sup>	MAX	UNIT
٧ıK		V <sub>CC</sub> = 4.5 V,	$I_{I} = -18 \text{ mA}$			-1.5			-1.5	V
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V},$	$I_{OH} = -0.4 \text{ mA}$	V <sub>CC</sub> -2	!		V <sub>CC</sub> -2	)		
$V_{OH}$		V 4.5.V	$I_{OH} = -1 \text{ mA}$	2.4	3.3					V
		$V_{CC} = 4.5 \text{ V}$	$I_{OH} = -2.6 \text{ mA}$				2.4	3.2		
.,		V 45V	I <sub>OL</sub> = 12 mA		0.25	0.4		0.25	0.4	V
VOL		V <sub>CC</sub> = 4.5 V	I <sub>OL</sub> = 24 mA					0.35	0.5	l v
lozh		$V_{CC} = 5.5 V,$	V <sub>O</sub> = 2.7 V			20			20	μΑ
l <sub>OZL</sub>		$V_{CC} = 5.5 \text{ V},$	$V_0 = 0.4 V$			-20			-20	μΑ
IĮ		V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 7 V			0.1			0.1	mA
lн		V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 2.7 V			20			20	μΑ
Ι <sub>Ι</sub> L		V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 0.4 V			-0.1			-0.1	mA
IO§		V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 4.5 V	-20		-112	-30		-112	mA
lcc	Enabled	V <sub>CC</sub> = 5.5 V	Inputs at GND		7	10		7	10	A
	Disabled		Inputs at 4.5 V		9.4	14		9.4	14	mA

<sup>‡</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .



<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

<sup>§</sup> The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, IOS.

## SN54ALS251, SN74ALS251 1-OF-8 DATA SELECTORS/MULTIPLEXERS WITH 3-STATE OUTPUTS


SDAS215A - APRIL 1982 - REVISED DECEMBER 1994

## switching characteristics (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC}$ = 4.5 V to 5.5 V, $C_L$ = 50 pF, $R1$ = 500 $\Omega$ , $R2$ = 500 $\Omega$ , $T_A$ = MIN to MAX <sup>†</sup>				UNIT
			SN54A	LS251	SN74ALS251		
			MIN	MAX	MIN	MAX	
t <sub>PLH</sub>	A, B, or C	Y	1	21	5	18	ns
<sup>t</sup> PHL	А, Б, от С		7	34	8	24	
t <sub>PLH</sub>	A, B, or C	W	5	38	8	24	ns
<sup>t</sup> PHL			7	26	7	23	
<sup>t</sup> PLH		Y	2	15	2	10	ns
<sup>t</sup> PHL	Any D		3	23	3	15	
<sup>t</sup> PLH	A D	W	3	25	3	15	ns
<sup>t</sup> PHL	Any D	VV	3	20	3	15	
<sup>t</sup> PZH	<del>OE</del>	Y	3	21	3	15	ns
t <sub>PZL</sub>	OE .	T I	3	19	3	15	l IIS
<sup>t</sup> PZH	<del>OE</del>	w	3	21	3	15	ns
<sup>t</sup> PZL			3	19	3	15	
<sup>t</sup> PZH	ŌĒ	Υ	2	12	2	10	200
t <sub>PZL</sub>		T	1	18	1	10	ns
<sup>t</sup> PZH	ŌĒ	W	2	12	2	10	ne
tPZL		VV	1	18	1	10	ns

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

# PARAMETER MEASUREMENT INFORMATION SERIES 54ALS/74ALS AND 54AS/74AS DEVICES



NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. When measuring propagation delay items of 3-state outputs, switch S1 is open.
- D. All input pulses have the following characteristics: PRR  $\leq$  1 MHz,  $t_{\Gamma}$  =  $t_{f}$  = 2 ns, duty cycle = 50%.
- E. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuits and Voltage Waveforms



#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated