SCBS216B - JUNE 1992 - REVISED JANUARY 1997

<ul> <li>Members of the Texas Instruments Widebus™ Family</li> <li>State of the Art EBIC UB™ BiCMOS Design</li> </ul>	SN54ABT16821 WD PACKA SN74ABT16821 DGG OR DL PA (TOP VIEW)	
<ul> <li>State-of-the-Art EPIC-IIB<sup>™</sup> BiCMOS Design Significantly Reduces Power Dissipation</li> </ul>		<i>(</i>
ESD Protection Exceeds 2000 V Per	1Q1 2 55 1D1	
MIL-STD-883, Method 3015; Exceeds 200 V	1Q2 [ 3 54 ] 1D2	
Using Machine Model (C = 200 pF, R = 0)	GND [4 53 ] GND	
<ul> <li>Typical V<sub>OLP</sub> (Output Ground Bounce) &lt; 1 V</li> </ul>	1Q3 <b>[</b> 5 52 <b>]</b> 1D3	
at V <sub>CC</sub> = 5 V, T <sub>A</sub> = 25°C	1Q4 <b>[</b> 6 51 <b>]</b> 1D4	
<ul> <li>Distributed V<sub>CC</sub> and GND Pin Configuration</li> </ul>	$V_{CC}$ $[7 50] V_{CC}$	
Minimizes High-Speed Switching Noise	1Q5 <b>8</b> 49 <b>1</b> 1D5	
• Flow-Through Architecture Optimizes PCB	1Q6 <b>]</b> 9 48 <b>]</b> 1D6	
Layout	1Q7 <b>1</b> 10 47 <b>1</b> 1D7	
<ul> <li>High-Drive Outputs (–32-mA I<sub>OH</sub>,</li> </ul>	GND 11 46 GND	
64-mA I <sub>OI</sub> )	1Q8 <b>1</b> 2 45 <b>1</b> D8	
<ul> <li>Package Options Include Plastic Thin</li> </ul>	1Q9 <b>1</b> 13 44 <b>1</b> 1D9	
Shrink Small-Outline (DGG), 300-mil Shrink	1Q10 <b>1</b> 4 43 <b>1</b> D10	)
Small-Outline (DL) Packages and 380-mil	2Q1 <b>1</b> 5 42 2D1	
Fine-Pitch Ceramic Flat (WD) Package	2Q2 <b>1</b> 6 41 2D2	
Using 25-mil Center-to-Center Spacings	2Q3 <b>1</b> 7 40 2D3	
Using 20 nm Center to Center Optionings		
description	2Q4 <b>[</b> 19 38 <b>]</b> 2D4	
	2Q5 20 37 2D5	
These 20-bit flip-flops feature 3-state outputs	2Q6 21 36 2D6	
designed specifically for driving highly capacitive	$V_{CC}$ $U_{22}$ 35 $V_{CC}$	

or relatively low-impedance loads. They are particularly suitable for implementing wider buffer registers, I/O ports, bidirectional bus drivers with parity, and working registers.

The 'ABT16821 can be used as two 10-bit flip-flops or one 20-bit flip-flop. The 20 flip-flops are edge-triggered D-type flip-flops. On the positive transition of the clock (CLK) input, the device provides true data at the Q outputs.

2Q1	15	42	2D1
2Q2	16	41	]2D2
2Q3	17	40	]2D3
GND	18	39	]GND
2Q4	19	38	]2D4
2Q5	20	37	]2D5
2Q6	21	36	]2D6
V <sub>CC</sub>	22	35	]v <sub>cc</sub>
2Q7	23	34	]2D7
2Q8	24	33	]2D8
GND	25	32	]GND
2Q9	26	31	]2D9
2Q10	27	30	2D10
2OE	28	29	2CLK

A buffered output-enable ( $\overline{\mathsf{OE}}$ ) input can be used to place the ten outputs in either a normal logic state (high or low logic level) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without need for interface or pullup components.

OE does not affect the internal operation of the flip-flops. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to V<sub>CC</sub> through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN54ABT16821 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74ABT16821 is characterized for operation from -40°C to 85°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus and EPIC-IIB are trademarks of Texas Instruments Incorporated.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters



Copyright © 1997, Texas Instruments Incorporated

# SN54ABT16821, SN74ABT16821 20-BIT BUS-INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUTS SCBS216B – JUNE 1992 – REVISED JANUARY 1997

## FUNCTION TABLE (each flip-flop)

	(each flip-flop)									
	INPUTS	OUTPUT								
OE	CLK	D	Q							
L	$\uparrow$	Н	Н							
L	$\uparrow$	L	L							
L	L	Х	Q <sub>0</sub>							
Н	Х	Х	z							


## logic symbol<sup>†</sup>

1 <mark>0E</mark>	1	EN2			
1CLK	56	> C1			
20E	28	EN4			
20E 2CLK	29	> C3			
LOLI					
1D1	55	 _ 1D	2⊽	2	1Q1
1D2	54		2 ∨	3	1Q2
	52			5	
1D3 1D4	51			6	1Q3
	49			8	1Q4
1D5 1D6	48	<b> </b>		9	1Q5 1Q6
1D0 1D7	47			10	
	45	<b> </b>		12	1Q7
1D8	44	]		13	1Q8
1D9	43			14	1Q9
1D10	42		45	15	1Q10
2D1	41	- 3D	4∇	16	2Q1
2D2	40			17	2Q2
2D3	38	1		19	2Q3
2D4	37	<b> </b>		20	2Q4
2D5	36	I		21	2Q5
2D6	34	1		23	2Q6
2D7	33	1		24	2Q7
2D8	31	1		26	2Q8
2D9	30	1		27	2Q9
2D10					2Q10

<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



#### logic diagram (positive logic)



**To Nine Other Channels** 

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range, V <sub>CC</sub> Input voltage range, V <sub>I</sub> (see Note 1)	$\ldots$ . –0.5 V to 7 V
Voltage range applied to any output in the high or power-off state, Vo	–0.5 V to 5.5 V
Current into any output in the low state, IO: SN54ABT16821	96 mA
SN74ABT16821	128 mA
Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0)	–18 mA
Output clamp current, IOK (VO < 0)	–50 mA
Package thermal impedance, $\theta_{JA}$ (see Note 2): DGG package	
DL package	
Storage temperature range, T <sub>stg</sub>	$\dots$ –65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. The package thermal impedance is calculated in accordance with EIA/JEDEC Std JESD51.



SCBS216B - JUNE 1992 - REVISED JANUARY 1997

#### recommended operating conditions (see Note 3)

	2				SN74AB1	Г16821	UNIT
			MIN	MAX	MIN	MAX	UNIT
VCC	Supply voltage		4.5	5.5	4.5	5.5	V
VIH High-level input voltage				ΕW	2		V
VIL	VIL Low-level input voltage					0.8	V
VI	Input voltage		0 <	Vcc	0	VCC	V
ЮН	High-level output current		C.	-24		-32	mA
IOL	IOL Low-level output current			48		64	mA
$\Delta t/\Delta v$	Input transition rise or fall rate	Outputs enabled	4	10		10	ns/V
Т <sub>А</sub>	Operating free-air temperature		-55	125	-40	85	°C

NOTE 3: Unused inputs must be held high or low to prevent them from floating.

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	TEST CONDITIONS		T <sub>A</sub> = 25°C			SN54ABT16821		SN74ABT16821				
PARAMETER		IEST CONDITI	ONS	MIN	түр†	MAX	MIN	MAX	MIN	MAX	UNIT	
VIK	$V_{CC} = 4.5 \text{ V},  I_{I} = -18 \text{ mA}$					-1.2		-1.2		-1.2	V	
	V <sub>CC</sub> = 4.5 V,	I <sub>OH</sub> = –3 mA		2.5			2.5		2.5			
Vou	V <sub>CC</sub> = 5 V,	I <sub>OH</sub> = -3 mA		3			3		3		V	
VOH	V <sub>CC</sub> = 4.5 V	I <sub>OH</sub> = -24 m/	4	2			2				v	
	VCC = 4.5 V	I <sub>OH</sub> = -32 m/	٩	2*					2			
VOL	$V_{00} = 45 V$	I <sub>OL</sub> = 48 mA				0.55		0.55			V	
VOL	$V_{CC} = 4.5 \text{ V}$ $I_{OL} = 64 \text{ mA}$					0.55*				0.55	v	
V <sub>hys</sub>					100			E			mV	
Ц	$V_{CC} = 5.5 \text{ V},  V_{I} = V_{CC} \text{ or GND}$					±1		±1		±1	μΑ	
IOZH	$V_{CC} = 5.5 V,$	$V_{CC} = 5.5 \text{ V},  V_{O} = 2.7 \text{ V}$				50		<b>२</b> 50		50	μΑ	
IOZL	$V_{CC} = 5.5 V,$	V <sub>O</sub> = 0.5 V				-50	,C.	-50		-50	μΑ	
loff	$V_{CC} = 0,$	$V_{I} \text{ or } V_{O} \leq 4.$	5 V			±100	<sup>1</sup> ac			±100	μΑ	
ICEX	$V_{CC} = 5.5 V,$	V <sub>O</sub> = 5.5 V	Outputs high			50	40	50		50	μΑ	
IO‡	$V_{CC} = 5.5 V,$	V <sub>O</sub> = 2.5 V		-50	-100	-200	-50	-200	-50	-200	mA	
			Outputs high			500		500		500	μΑ	
ICC	$V_{CC} = 5.5 V, I_{CC}$ VI = VCC or G	-	Outputs low			89		89		89	mA	
			Outputs disabled			500		500		500	μΑ	
∆ICC§	$V_{CC}$ = 5.5 V, One input at 3.4 V, Other inputs at $V_{CC}$ or GND				1.5		1.5		1.5	mA		
Ci	V <sub>I</sub> = 2.5 V or 0.5 V				3.5						pF	
Co	$V_{O} = 2.5 V \text{ or}$	0.5 V			7.5						pF	

\* On products compliant to MIL-PRF-38535, this parameter does not apply.

<sup>†</sup> All typical values are at  $V_{CC} = 5 V$ .

<sup>‡</sup>Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

§ This is the increase in supply current for each input that is at the specified TTL voltage level rather than V<sub>CC</sub> or GND.



SCBS216B - JUNE 1992 - REVISED JANUARY 1997

## timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)


		V <sub>CC</sub> =	V <sub>CC</sub> = 5 V, T <sub>A</sub> = 25°C		Г16821	SN74AB1	Г16821	UNIT
		MIN MAX		MIN	MAX	MIN	MAX	
fclock	Clock frequency	0	150	0	150	0	150	MHz
tw	Pulse duration, CLK high or low	3.3		3.3	N. M	3.3		ns
t <sub>su</sub>	Setup time, data before CLK <sup>↑</sup>	1.8		1.8		1.8		ns
t <sub>h</sub>	Hold time, data after CLK↑	1.3		1.3		1.3		ns

switching characteristics over recommended ranges of supply voltage and operating free-air temperature,  $C_L = 50 \text{ pF}$  (unless otherwise noted) (see Figure 1)

PARAMETER FROM		FROM TO $T_A = 25^{\circ}C$		;	SN54ABT	16821	SN74ABT16821		UNIT	
		(001101)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	
fmax			150			150	M	150		MHz
<sup>t</sup> PLH	CLK	Q	1.3	3.7	5.1	1.3	6.7	1.3	6.1	ns
<sup>t</sup> PHL	CLK	ý	1.6	3.9	5.1	1.6	5.8	1.6	5.4	115
<sup>t</sup> PZH	OE	Q	1.1	3.2	4.7	1.1	5.8	1.1	5.7	20
<sup>t</sup> PZL	ÛE	9	1.6	3.8	5	1.6	5.7	1.6	5.6	ns
<sup>t</sup> PHZ	OE	Q	2	4.5	5.7	<b>2</b>	6.6	2	6.5	200
<sup>t</sup> PLZ	UE	y y	1.8	4.1	5.8	<b>Q</b> 1.8	8.4	1.8	7.1	ns



SCBS216B - JUNE 1992 - REVISED JANUARY 1997




#### PARAMETER MEASUREMENT INFORMATION

NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>O</sub> = 50  $\Omega$ , t<sub>f</sub>  $\leq$  2.5 ns, t<sub>f</sub>  $\leq$  2.5 ns.

D. The outputs are measured one at a time with one transition per measurement.





#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated