SN54AHC16245, SN74AHC16245 16-BIT BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SCLS328C - MARCH 1996 - REVISED JULY 1998

- Members of the Texas Instruments
 Widebus™ Family
- Operating Range 2-V to 5.5-V V_{CC}
- EPIC™ (Enhanced-Performance Implanted CMOS) Process
- Distributed V_{CC} and GND Pin Configuration Minimizes High-Speed Switching Noise
- Flow-Through Architecture Optimizes PCB Layout
- Package Options Include Plastic Shrink Small-Outline (DL), Thin Shrink Small-Outline (DGG), and Thin Very Small-Outline (DGV) Packages and 380-mil Fine-Pitch Ceramic Flat (WD) Package Using 25-mil Center-to-Center Spacings

description

The 'AHC16245 devices are 16-bit (dual-octal) noninverting 3-state transceivers designed for synchronous two-way communication between data buses. The control-function implementation minimizes external timing requirements.

These devices can be used as two 8-bit transceivers or one 16-bit transceiver. They allow data transmission from the A bus to the B bus or from the B bus to the A bus, depending on the logic level at the direction-control (DIR) input. The output-enable (\overline{OE}) input can be used to disable the device so that the buses are effectively included

SN54AHC16245 . . . WD PACKAGE SN74AHC16245 . . . DGG, DGV, OR DL PACKAGE (TOP VIEW)

		_		1
1DIR	1	O	48	10E
1B1	2		47	1A1
1B2	3		46] 1A2
GND	4		45	GND
1B3	5		44] 1A3
1B4	6		43] 1A4
Vcc	7		42] v _{cc}
1B5	8		41] 1A5
1B6	9		40	1A6
GND	10		39	GND
1B7	11		38] 1A7
1B8	12			1A8
2B1	13		36	2A1
2B2	14			2A2
GND	15		34	GND
2B3	16		33	2A3
2B4	17		32	2A4
V_{CC}	18		31] v _{cc}
2B5			30	2A5
2B6	20			2A6
GND	21		28] GND
2B7	22			2A7
2B8	23		26	2 <u>A8</u>
2DIR	24		25	20E
				•

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN54AHC16245 is characterized for operation over the full military temperature range of –55°C to 125°C. The SN74AHC16245 is characterized for operation from –40°C to 85°C.

FUNCTION TABLE (each 8-bit section)

INP	UTS	OPERATION
OE	DIR	OPERATION
L	L	B data to A bus
L	Н	A data to B bus
Н	Χ	Isolation




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC and Widebus are trademarks of Texas Instruments Incorporated.




logic symbol[†]



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)





PRODUCT PREVIEW

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}	0.5 V to 7 V
Input voltage range, V _I (see Note 1)	–0.5 V to 7 V
Output voltage range, VO (see Note 1)	0.5 V to V _{CC} + 0.5 V
Input clamp current, I _{IK} (V _I < 0)	
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$).	±20 mA
Continuous output current, $I_O(V_O = 0 \text{ to } V_{CC}) \dots$	±25 mA
Continuous current through each V _{CC} or GND	±75 mA
Package thermal impedance, θ_{JA} (see Note 2): DC	GG package 89°C/W
DC	GV package 93°C/W
DL	_ package 94°C/W
Storage temperature range, T _{stg}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. The package thermal impedance is calculated in accordance with JESD 51.

recommended operating conditions (see Note 3)

			SN54AH	C16245	SN74AH	C16245	LINUT	
			MIN	MAX	MIN	MAX	UNIT	
Vcc	Supply voltage		2	5.5	2	5.5	V	
		V _{CC} = 2 V	1.5		1.5			
V_{IH}	High-level input voltage	V _{CC} = 3 V	2.1		2.1		V	
		V _{CC} = 2 V		0.5		0.5		
V_{IL}	Low-level input voltage	V _{CC} = 3 V		0.9		0.9	V	
		V _{CC} = 5.5 V		1.65		1.65		
٧ _I	Input voltage	-	0	5.5	0	5.5	V	
٧o	Output voltage		0	Vcc	0	Vcc	V	
		V _{CC} = 2 V		-50		-50	μΑ	
loh	High-level output current	$V_{CC} = 3.3 \pm 0.3 \text{ V}$		-4		-4		
		$V_{CC} = 5 \pm 0.5 \text{ V}$		-8		0.5 0.9 1.65 5.5 VCC -50	mA	
		V _{CC} = 2 V		50		50	μΑ	
I_{OL}	Low-level output current	$V_{CC} = 3.3 \pm 0.3 \text{ V}$		4 4		4	<u> </u>	
		$V_{CC} = 5 \pm 0.5 \text{ V}$		8		8	mA	
A ± / A > c	Innut transition via a or fall vata	$V_{CC} = 3.3 \pm 0.3 \text{ V}$		100		100	20/1	
Δt/Δv	input transition rise or fall rate	$V_{CC} = 5 \pm 0.5 \text{ V}$		20		20	ns/V	
TA	Operating free-air temperature		-55	125	-40	85	°C	

NOTE 3: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.



SN54AHC16245, SN74AHC16245 16-BIT BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SCLS328C - MARCH 1996 - REVISED JULY 1998

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

D/	DAMETER	TEST COMPLETIONS	\ ,	T,	λ = 25°C	;	SN54AH0	16245	SN74AHC16245		LINUT	
P#	ARAMETER	TEST CONDITIONS	VCC	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNII	
			2 V	1.9	2		1.9		1.9			
		I _{OH} = -50 μA	3 V	2.9	3		2.9		2.9			
Vон			4.5 V	4.4	4.5		4.4		4.4		V	
		I _{OH} = -4 mA	3 V	2.58			2.48		2.48			
		I _{OH} = -8 mA	4.5 V	3.94			3.8		1AX MIN MAX 1.9 2.9 4.4 2.48 3.8 0.1 0.1 0.1 0.1 0.1 0.1 0.1 0.5 0.44 0.5 0.44 ±1 ±1 ±1 ±1 ±1 ±1 μA 40 40 μA 10 pF			
						0.1		0.1		0.1		
		I _{OL} = 50 μA	3 V			0.1		0.1		0.1		
VOL			4.5 V			0.1		0.1		0.1	V	
VOL		I _{OL} = 4 mA	3 V			0.36		0.5		0.44		
		I _{OL} = 8 mA	4.5 V			0.36		0.5		0.44		
1.	A or B inputs	V V OF CND	E E V			±0.1		±1		±1	^	
l _l	OE or DIR	$V_I = V_{CC}$ or GND	5.5 V			±0.1		±1		±1	μΑ	
loz†		$V_O = V_{CC}$ or GND, $V_I (\overline{OE}) = V_{IL}$ or V_{IH}	5.5 V			±0.25		±2.5		±2.5	μΑ	
ICC		$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V			4		40		40	μΑ	
Ci	OE or DIR	V _I = V _{CC} or GND	5 V		2.5	10				10	pF	
C _{io}	A or B inputs	V _I = V _{CC} or GND	5 V		4						pF	

[†] The parameter IOZ includes the input leakage current.

switching characteristics over recommended operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted) (see Figure 1)

DADAMETED	FROM	то	LOAD	Τ _Δ	T _A = 25°C		SN54AHC16245		SN74AHC16245		UNIT
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNII
t _{PLH} *	A or B	B or A	C _I = 15 pF		5.8	8.4	1	10	1	10	ns
tPHL*	AOIB	BULA	GL = 13 pr		5.8	8.4	1	10	1	10	115
^t PZH*	ŌĒ	A or B	C _I = 15 pF		8.5	13.2	1	15.5	1	15.5	ns
tPZL*] OE	AOIB	GL = 13 pr		8.5	13.2	1	15.5	1	15.5	115
^t PHZ*	ŌĒ	A or B	C _I = 15 pF		8.9	12.5	1	15.5	1	15.5	ns
tPLZ*	OE	AOIB	GL = 13 pr		8.9	12.5	1	15.5	1	15.5	115
^t PLH	A or B	B or A	$C_1 = 50 pF$		8.3	11.9	1	13.5	1	13.5	ns
^t PHL		7 01 15	BOIA	о_ = 50 рі		8.3	11.9	1	13.5	1	13.5
^t PZH	ŌĒ	A or B	C _L = 50 pF		11	16.7	1	19	1	19	ns
tPZL] OE	AOIB	оц = 30 рі		11	16.7	1	19	1	19	113
^t PHZ	ŌĒ	A or B	C _I = 50 pF		11.5	15.8	1	18	1	18	ns
^t PLZ		AUID	OL = 30 bi-		11.5	15.8	1	18	1	18	115
t _{sk(o)} ‡			C _L = 50 pF			1.5**		·		1.5	ns

^{*} On products compliant to MIL-PRF-38535, this parameter is not production tested.



^{**} On products compliant to MIL-PRF-38535, this parameter does not apply.

[‡] Skew between any two outputs of the same package switching in the same direction

PRODUCT PREVIEW

switching characteristics over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	LOAD	TA	λ = 25°C	;	SN54AH0	16245	SN74AHC	16245	UNIT
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
t _{PLH} *	A or B	B or A	C _L = 15 pF		4	5.5	1	6.5	1	6.5	ns
tPHL*	AOIB	BOIA	GL = 13 pr		4	5.5	1	6.5	1	6.5	115
^t PZH*	ŌĒ	A or B	C _I = 15 pF		5.8	8.5	1	10	1	10	ns
tPZL*	OE	AOIB	CL = 13 pr		5.8	8.5	1	10	1	10	115
tPHZ*	ŌĒ	A or B	C _I = 15 pF		5.6	7.8	1	9.2	1	9.2	ns
tPLZ*	OE	AUIB	CL = 15 pr		5.6	7.8	1	9.2	1	9.2	115
t _{PLH}	A or B	B or A	C _I = 50 pF		5.5	7.5	1	8.5	1	8.5	ns
t _{PHL}	AOIB	BOIA	OL = 50 pr		5.5	7.5	1	8.5	1	8.5	115
^t PZH	ŌE	A or B	$C_1 = 50 pF$		7.3	10.6	1	12	1	12	ns
t _{PZL}	OE	AOIB	CL = 30 pr		7.3	10.6	1	12	1	12	115
^t PHZ	ŌĒ	A or B	C _I = 50 pF		7	9.7	1	11	1	11	ns
t _{PLZ}		AUIB	GL = 50 pr		7	9.7	1	11	1	11	115
t _{sk(o)} †			C _L = 50 pF			1**				1	ns

^{*} On products compliant to MIL-PRF-38535, this parameter is not production tested.

noise characteristics, $V_{CC} = 5 \text{ V}$, $C_L = 50 \text{ pF}$, $T_A = 25^{\circ}\text{C}$ (see Note 4)

	PARAMETER				UNIT
	FARAWIE I ER	MIN	TYP	MAX	UNIT
V _{OL(P)}	Quiet output, maximum dynamic VOL		0.9		V
V _{OL(V)}	Quiet output, minimum dynamic V _{OL}		-0.9		V
VOH(V)	Quiet output, minimum dynamic VOH		4.3		V
V _{IH(D)}	High-level dynamic input voltage	3.5			V
V _{IL(D)}	Low-level dynamic input voltage			1.5	V

NOTE 4: Characteristics are for surface-mount packages only.


operating characteristics, V_{CC} = 5 V, T_A = 25°C

	PARAMETER	TEST C	ONDITIONS	TYP	UNIT
C _{pd}	Power dissipation capacitance	No load,	f = 1 MHz	14	pF

 $[\]ensuremath{^{**}}$ On products compliant to MIL-PRF-38535, this parameter does not apply.

[†] Skew between any two outputs of the same package switching in the same direction

PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_O = 50 \Omega$, $t_f \leq 3$ ns. $t_f \leq 3$ ns.
- D. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated