SN74ALVC16374 16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS

DGG OR DL PACKAGE

(TOP VIEW)

10E L

1Q2 🛮

GND 4

1Q3 🛮 5

1Q4 **[**]6

V_{CC} **□**7

1Q5 🛮 8

1Q6 🛮 9

GND II 10

1Q7 **1**11

1Q8 12

2Q1 13

2Q2 | 14

GND [] 15

2Q3 116

2Q4 17

V_{CC} [] 18

2Q5 🛮 19

2Q6 🛮 20

GND 21

2Q7 []22

2Q8 [] 23

20E 24

1Q1 <u>| </u>2

3

SCAS258A - JANUARY 1993 - REVISED MAY 1995

48 1 1CLK

47 1 1D1

46[] 1D2

45 GND

44 🛮 1 D3

43 🛮 1D4

42 V_{CC}

41 1D5

40 D6

39 | GND

38 | 1D7 37 | 1D8

36 2D1

35 2D2

34 | GND

33 D 2D3

32 2D4

31 [] V_{CC}

30 2D5

29 2D6

28 GND

27 2D7

26 2D8

25 🛮 2CLK

- Member of the Texas Instruments Widebus™ Family
- EPIC[™] (Enhanced-Performance Implanted CMOS) Submicron Process
- Typical V_{OLP} (Output Ground Bounce)
 < 0.8 V at V_{CC} = 3.3 V, T_A = 25°C
- Typical V_{OHV} (Output V_{OH} Undershoot)
 2 V at V_{CC} = 3.3 V, T_A = 25°C
- Bus Hold On Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- ESD Protection Exceeds 2000 V Per MIL-STD-833C, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 250 mA Per JEDEC Standard JESD-17
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages

description

This 16-bit edge-triggered D-type flip-flop is designed for 3.3-V V_{CC} operation; it is tested at 2.5-V, 2.7-V, and 3.3-V V_{CC} .

The SN74ALVC16374 is particularly suitable for implementing buffer registers, I/O ports,

bidirectional bus drivers, and working registers. It can be used as two 8-bit flip-flops or one 16-bit flip-flop. On the positive transition of the clock (CLK) input, the Q outputs of the flip-flop take on the logic levels set up at the data (D) inputs. \overline{OE}) can be used to place the eight outputs in either a normal logic state (high- or low-logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and the increased drive provide the capability to drive bus lines without need for interface or pullup components. \overline{OE} does not affect internal operations of the flip-flop. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN74ALVC16374 is available in TI's shrink small-outline (DL) and thin shrink small-outline (DGG) packages, which provide twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit-board area.

The SN74ALVC16374 is characterized for operation from −40°C to 85°C.




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC and Widebus are trademarks of Texas Instruments Incorporated.

TEXAS INSTRUMENTS
POST OFFICE BOX 655303 • DALLAS. TEXAS 75265

Copyright © 1995, Texas Instruments Incorporated




SCAS258A - JANUARY 1993 - REVISED MAY 1995

FUNCTION TABLE (each flip-flop)


	INPUTS		OUTPUT
OE	CLK	D	Q
L	1	Н	Н
L	\uparrow	L	L
L	H or L	Χ	Q_0
Н	Χ	Χ	Z

logic symbol†




[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



To Seven Other Channels



To Seven Other Channels

SN74ALVC16374 16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS

SCAS258A - JANUARY 1993 - REVISED MAY 1995

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage range, V _{CC}	0.5 V to 4.6 V
Input voltage range, V _I (see Note 1)	
Output voltage range, VO (see Notes 1 and 2)	
Input clamp current, I_{IK} ($V_I < 0$)	
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	±50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	±50 mA
Continuous current through V _{CC} or GND	±100 mA
Maximum power dissipation at $T_A = 55^{\circ}$ C (in still air) (see Note 3): DGG packages	age 0.85 W
DL packag	e 1.2 W
Storage temperature range, T _{sto}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 - 2. This value is limited to 4.6 V maximum.
 - 3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note in the 1994 *ABT Advanced BiCMOS Technology Data Book*, literature number SCBD002B.

recommended operating conditions (see Note 4)

			MIN	MAX	UNIT
Vсс	Supply voltage		2.3	3.6	V
V	High level input valtage	V _{CC} = 2.3 V to 2.7 V	1.7		V
VIH	High-level input voltage $V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$		2		V
V	Low level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		0.7	V
VIL	Low-level input voltage $V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$			0.8	· ·
٧ı	Input voltage		0	VCC	V
۷o	Output voltage		0	VCC	V
		V _{CC} = 2.3 V		-12	
ІОН	High-level output current	V _{CC} = 2.7 V		-12	mA
		V _{CC} = 3 V		-24	
		V _{CC} = 2.3 V		12	
lOL	Low-level output current	V _{CC} = 2.7 V		12	mA
		V _{CC} = 3 V		24	
Δt/Δν	Input transition rise or fall rate		0	10	ns/V
TA	Operating free-air temperature		-40	85	°C

NOTE 4: Unused or floating control pins must be held high or low.

SN74ALVC16374 16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS

SCAS258A - JANUARY 1993 - REVISED MAY 1995

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETED	TEST CONDITIONS		,, <u>+</u>	T _A = -	40°C to	85°C	UNIT	
PARAMETER	IESI CON	DITIONS	v _{cc} †	MIN	TYP	MAX	UNIT	
	I _{OH} = -100 μA	MIN to MAX	V _{CC} -0.	2				
	$I_{OH} = -6 \text{ mA}$	V _{IH} = 1.7 V	2.3 V	2				
\/		V _{IH} = 1.7 V	2.3 V	1.7			V	
VOH	$I_{OH} = -12 \text{ mA}$	V _{IH} = 2 V	2.7 V	2.2			V	
		V _{IH} = 2 V	3 V	2.4				
	$I_{OH} = -24 \text{ mA}$	V _{IH} = 2 V	3 V	2				
	I _{OL} = 100 μA		MIN to MAX			0.2		
	$I_{OL} = 6 \text{ mA}$	V _{IL} = 0.7 mA	2.3 V			0.4		
VOL	I _{OL} = 12 mA	V _{IL} = 0.7 mA	2.3 V			0.7	V	
	I _{OL} = 12 mA	V _{IL} = 0.8 mA	2.7 V			0.4		
	I _{OL} = 24 mA	V _{IL} = 0.8 mA	3 V			0.55		
Ц	$V_I = V_{CC}$ or GND		3.6 V			±5	μΑ	
	V _I = 0.7 V	2.3 V	45			μΑ		
	V _I = 1.7 V	2.3 V	-45					
I _{I(hold)}	V _I = 0.8 V	3 V	75					
	V _I = 2 V	3 V	-75					
	V _I = 0 to 3.6 V	3.6 V			±500			
l _{OZ} §	$V_O = V_{CC}$ or GND		3.6 V			±10	μΑ	
Icc	$V_I = V_{CC}$ or GND,	IO = 0	3.6 V			40	μΑ	
ΔICC	V _{CC} = 3 V to 3.6 V, Other inputs at V _{CC} or GND	One input at V _{CC} – 0.6 V,				750	μА	
Control inputs	V. Van er CND		3.3 V		3			
C _i Inputs	AI = ACC or GMD	$V_I = V_{CC}$ or GND					pF	
Co	V _O = V _{CC} or GND		3.3 V		7		pF	

T For conditions shown as MIN or MAX use the appropriate values under recommended operating conditions.

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 and 2)

		V _{CC} = 2.5 V ± 0.2 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
fclock	Clock frequency	0	150	0	150	0	150	MHz
t _W	Pulse duration, CLK high or low	3.3		3.3		3.3		ns
t _{su}	Setup time, data before CLK↑	2.1		2.2		1.9		ns
t _h	Hold time, data after CLK↑	0.6		0.5		0.5		ns



[§] For I/O ports, the parameter IOZ includes the input leakage current.

SN74ALVC16374 16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS SCAS258A - JANUARY 1993 - REVISED MAY 1995

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 and 2)


PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} =	2.5 V 2 V	VCC =	2.7 V	V _{CC} =	3.3 V 3 V	UNIT
	(INPOT)	(001P01)	MIN	MAX	MIN	MAX	MIN	MAX	
f _{max}			150		150		150		MHz
t _{pd}	CLK	Q	1	5.9		4.9	1	4.2	ns
t _{en}	CLK	Q	1	6.7		5.9	1	4.8	ns
t _{dis}	CLK	Q	1.7	5.5		4.7	1.2	4.3	ns

operating characteristics, $T_A = 25^{\circ}C$

	PARAMETER	TEST CONDITIONS	V _{CC} = 2.5 V ± 0.2 V	V _{CC} = 3.3 V ± 0.3 V	UNIT
			TYP	TYP	
Outputs enabled		C. FO. F. 10 MILE	31	30	pF
C _{pd}	Outputs disabled	$C_L = 50 \text{ pF}, f = 10 \text{ MHz}$	16	18	pr

SCAS258A - JANUARY 1993 - REVISED MAY 1995

PARAMETER MEASUREMENT INFORMATION V_{CC} = 2.5 V \pm 0.2 V




- NOTES: A. C_L includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \Omega$, $t_r \leq 2.5 \text{ ns.}$ $t_f \leq 2.5 \text{ ns.}$
 - D. The outputs are measured one at a time with one transition per measurement.
 - E. tpLz and tpHz are the same as tdis.
 - F. tpzL and tpzH are the same as ten.
 - G. t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 1. Load Circuit and Voltage Waveforms



PARAMETER MEASUREMENT INFORMATION V_{CC} = 2.7 V AND 3.3 V \pm 0.3 V



NOTES: A. C_I includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \Omega$, $t_f \leq 2.5$ ns, $t_f \leq 2.5$ ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpLz and tpHz are the same as tdis.
- F. tpZL and tpZH are the same as ten.
- G. tpLH and tpHL are the same as tpd.

Figure 2. Load Circuit and Voltage Waveforms





v.ti.com 30-Mar-2005

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins Package Qty	Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
SN74ALVC16374DGGR	OBSOLETE	TSSOP	DGG	48	TBD	Call TI	Call TI
SN74ALVC16374DL	OBSOLETE	SSOP	DL	48	TBD	Call TI	Call TI
SN74ALVC16374DLR	OBSOLETE	SSOP	DL	48	TBD	Call TI	Call TI

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS) or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

DL (R-PDSO-G**)

48 PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MO-118

DGG (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

48 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2005, Texas Instruments Incorporated