SCAS416F - MARCH 1994 - REVISED FEBRUARY 1999

DGG OR DL PACKAGE

•	Member of the Texas Instruments <i>Widebus</i> ™ Family
•	EPIC™ (Enhanced-Performance Implanted
	CMOS) Submicron Process
	Latah Un Darfarmanaa Eyaaada 250 mA Dar

- Latch-Up Performance Exceeds 250 mA Per JESD 17
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages

description

This 16-bit (dual-octal) noninverting bus transceiver contains two separate supply rails; B port has V_{CCB} , which is set at 5 V, and A port has V_{CCA} , which is set to operate at 3.3 V. This allows for translation from a 3.3-V to a 5-V environment and vice versa.

The SN74ALVC164245 is designed for asynchronous communication between data buses.

To ensure the high-impedance state during power up or power down, the output-enable (\overline{OE}) input should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN74ALVC164245 is characterized for operation from -40° C to 85°C.

(TOP VIEW)						
1DIR 1B1 1B2 GND 1B3 1B4 (5 V) V _{CCB} 1B5 1B6 GND 1B7 1B8 2B1 2B2 GND 2B3 2B4 (5 V) V _{CCB} 2B5 2B6	1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20	48 47 46 45 44 43 42 41 40 39 38 33 33 33 33 33 32 31 30 29	1A2 GND 1A3 1A4 V _{CCA} (3.3 V) 1A5 1A6 GND 1A7 1A8 2A1 2A2 GND 2A3 2A4 V _{CCA} (3.3 V) 2A5 2A6			
2B6 GND	20 21	29 28	2A6 GND			
2B7 🛛	22	27	2A7			
2B8 2 2DIR 0	23 24	26 25	2A8 2OF			
			201			

FUNCTION TABLE (each 8-bit section)

INP	UTS	
OE	DIR	OPERATION
LL		B data to A bus
L	Н	A data to B bus
Н	Х	Isolation



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC and Widebus are trademarks of Texas Instruments Incorporated.


PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1999, Texas Instruments Incorporated


SCAS416F - MARCH 1994 - REVISED FEBRUARY 1999


logic symbol[†]



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)





To Seven Other Channels



SN74ALVC164245 16-BIT 3.3-V TO 5-V LEVEL SHIFTING TRANSCEIVER WITH 3-STATE OUTPUTS SCAS416F – MARCH 1994 – REVISED FEBRUARY 1999

absolute maximum ratings over operating free-air temperature range for V_{CCB} at 5 V and V_{CCA} at 3.3 V (unless otherwise noted)^†

Supply voltage range: V _{CCA}	V
Input voltage range, V _I : Except I/O ports (see Note 1)	V
I/O port A (see Note 2)	V
I/O port B (see Note 1)	V
Input clamp current, I_{IK} (V _I < 0)	А
Output clamp current, I _{OK} (V _O < 0)	А
Continuous output current, I _O ±50 mA	
Continuous current through each V _{CC} or GND ±100 mA	А
Package thermal impedance, θ _{JA} (see Note 3): DGG package	
DL package	
Storage temperature range, T _{stg}	

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. This value is limited to 6 V maximum.
 - 2. This value is limited to 4.6 V maximum.
 - 3. The package thermal impedance is calculated in accordance with JESD 51.

recommended operating conditions for V_{CCB} at 5 V (see Note 4)

		MIN	MAX	UNIT
VCCB	Supply voltage	4.5	5.5	V
VIH	High-level input voltage	2		V
VIL	Low-level input voltage		0.8	V
VIA	Input voltage	0	VCCB	V
VOB	Output voltage	0	VCCB	V
IOH	High-level output current		-24	mA
IOL	Low-level output current		24	mA
$\Delta t/\Delta v$	Input transition rise or fall rate		10	ns/V
TA	Operating free-air temperature	-40	85	°C
		- <i>ć</i>		

NOTE 4: All unused inputs of the device must be held at the associated V_{CC} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.



SCAS416F - MARCH 1994 - REVISED FEBRUARY 1999

recommended operating conditions for V_{CCA} at 3.3 V (see Note 4)

		MIN	MAX	UNIT
VCCA	Supply voltage	2.7	3.6	V
VIH	High-level input voltage V _{CCA} = 2.7 V to 3.6 V	2		V
VIL	Low-level input voltage V _{CCA} = 2.7 V to 3.6 V		0.8	V
VIB	Input voltage			V
VOA	Output voltage	0	VCCA	V
	High-level output current		-12	mA
ЮН	V _{CCA} = 3 V		-24	
	Low-level output current		12	mA
IOL	V _{CCA} = 3 V		24	IIIA
$\Delta t/\Delta v$	Input transition rise or fall rate		10	ns/V
TA	Operating free-air temperature			°C

NOTE 4: All unused inputs of the device must be held at the associated V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

electrical characteristics over recommended operating free-air temperature range for V_{CCB} = 5 V (unless otherwise noted) (see Note 5)

PA	RAMETER	TEST CONDITIONS	V _{CCB}	MIN TYP [†]	MAX	UNIT
		Law 100 mA	4.5 V	4.3		
V(A	to D)	I _{OH} = -100 μA	5.5 V	5.3		v
VOH (A	(IO B)	Jan 24 mA	4.5 V	3.7		v
		I _{OH} = -24 mA	5.5 V	4.7		
		Let 100 A	4.5 V		0.2	
\/ (A	to D)	l _{OL} = 100 μA	5.5 V		0.2	V
V _{OL} (A	ЮВ)		4.5 V		0.55	
		I _{OL} = 24 mA	5.5 V		0.55	
lj –	Control inputs	$V_{I} = V_{CCB}$ or GND	5.5 V		±5	μA
loz‡	A or B ports	$V_{O} = V_{CCB}$ or GND	5.5 V		±10	μA
ICC		$V_{I} = V_{CCB} \text{ or } GND, \qquad I_{O} = 0$	5.5 V		40	μA
∆ICC§		One input at 3.4 V, Other inputs at V _{CCB} of	or GND 4.5 V to 5.5 V		750	μA
Ci	Control inputs	V _I = V _{CCB} or GND	5 V	6.5		pF
Cio	A or B ports	$V_{O} = V_{CCB}$ or GND	5 V	6.5		pF

[†] Typical values are measured at V_{CC} = 3.3 V, T_A = 25°C.

[‡] For I/O ports, the parameter I_{OZ} includes the input leakage current.

§ This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than at 0 or the associated V_{CC}. NOTE 5: V_{CCA} = 2.7 V to 3.6 V



SCAS416F - MARCH 1994 - REVISED FEBRUARY 1999

electrical characteristics over recommended operating free-air temperature range for V_{CCA} = 3.3 V (unless otherwise noted) (see Note 6)

PA	RAMETER	TEST CONDITIONS	V _{CCA}	MIN TYP [†]	MAX	UNIT	
		I _{OH} = -100 μA	2.7 V to 3.6 V	V _{CC} -0.2			
\/~··/	P to A)	10	2.7 V	2.2		V	
VOH (E	5 (0 A)	$I_{OH} = -12 \text{ mA}$	3 V	2.4		v	
		I _{OH} = -24 mA	3 V	2			
		I _{OL} = 100 μA	2.7 V to 3.6 V		0.2		
V _{OL} (B to A)		I _{OL} = 12 mA	2.7 V		0.4	V	
		I _{OL} = 24 mA	3 V		0.55	1	
Ιį	Control inputs	V _I = V _{CCA} or GND	3.6 V		±5	μA	
loz‡		$V_{O} = V_{CCA}$ or GND	3.6 V		±10	μA	
ICC		$V_{I} = V_{CCA} \text{ or GND}, \qquad I_{O} = 0$	3.6 V		40	μA	
∆ICC§		One input at V_{CCA} – 0.6 V, Other inputs at V_{CCA} or GND	3 V to 3.6 V		750	μA	
Ci	Control inputs	$V_I = V_{CCA}$ or GND	3.3 V	6.5		pF	
Cio	A or B ports	$V_{O} = V_{CCA}$ or GND	3.3 V	8.5		pF	

[†] Typical values are measured at V_{CC} = 3.3 V, T_A = 25°C.

[‡] For I/O ports, the parameter I_{OZ} includes the input leakage current.

§ This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than at 0 or the associated V_{CC}. NOTE 6: $V_{CCB} = 5 V \pm 0.5 V$

switching characteristics over recommended operating free-air temperature range, C_L = 50 pF (unless otherwise noted) (see Figures 1 and 2)

			V _{CCB} = 5			
PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CCA} = 2.7 V	V _{CCA} = 3.3 V ± 0.3 V		UNIT
			MIN MAX¶	MIN¶	MAX¶	
. .	А	В	5.9	1	5.8	-
^t pd	В	A	6.7	1.2	5.8	ns
t _{en}	OE	В	9.3	1	8.9	ns
^t dis	OE	В	9.2	2.1	9.5	ns
^t en	OE	A	10.2	2	9.1	ns
^t dis	OE	А	9	2.9	8.6	ns


¶ This limit can vary among suppliers.

operating characteristics, T_A = 25°C

	PARAMETER	TEST CONDITIONS	V _{CCA} = 3.3 V V _{CCB} = 5 V TYP	UNIT	
	Dower dissinction constitutes	Outputs enabled (A or B)		56	ρF
C _{pd}	Power dissipation capacitance	Outputs disabled (A or B)	$C_{L} = 50 \text{ pF}, \text{ f} = 10 \text{ MHz}$	6	pΕ



SCAS416F - MARCH 1994 - REVISED FEBRUARY 1999




NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_f \leq 2.5 ns, t_f \leq 2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpLz and tpHz are the same as tdis.
- F. tp71 and tp7H are the same as ten.
- G. tpLH and tpHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms



SCAS416F - MARCH 1994 - REVISED FEBRUARY 1999



- NOTES: A. CI includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_f \leq 2.5 ns, t_f \leq 2.5 ns. D. The outputs are measured one at a time with one transition per measurement.
 - E. tpl $_{7}$ and tpH $_{7}$ are the same as t_{dis}.
 - F. t_{PZL} and t_{PZH} are the same as t_{en} .

 - G. tpLH and tpHL are the same as tpd.

Figure 2. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated