DGG OR DL PACKAGE

(TOP VIEW)

- Member of the Texas Instruments Widebus™ Family
- EPIC<sup>™</sup> (Enhanced-Performance Implanted CMOS) Submicron Process
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages

#### description

This 16-bit buffer/driver is designed for 1.65-V to  $3.6\text{-V}\ \text{V}_{CC}$  operation.

The SN74ALVCH16240 is designed specifically to improve the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters.

The device can be used as four 4-bit buffers, two 8-bit buffers, or one 16-bit buffer. It provides inverting outputs and symmetrical active-low output-enable  $(\overline{OE})$  inputs.

1<u>OE</u> 48 1 2 OE 47 1 1A1 1Y1 2 1Y2 3 46 🛮 1A2 GND II4 45 GND 1Y3 🛮 5 44 🛮 1A3 43 1A4 1Y4 **6** V<sub>CC</sub> [] 7 42 V<sub>CC</sub> 2Y1 **1**8 41 **1** 2A1 2Y2 📗 9 40 2A2 GND 10 39 GND 2Y3 🛮 11 38 2A3 2Y4  $\Pi$  12 37**∏** 2A4 3Y1 [] 13 36**∏** 3A1 3Y2 14 35 3A2 34 GND GND [] 15 33 3A3 3Y3 **1**16 3Y4 [] 17 32 3A4 V<sub>CC</sub> 18 31 V<sub>CC</sub> 4Y1 [] 19 30 4A1 4Y2 **[**] 20 29 4A2 GND 21 28 | GND 4Y3 | 22 27 ¶ 4A3 4Y4 23 26 4A4 25 3OE 40E 24

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN74ALVCH16240 is characterized for operation from –40°C to 85°C.

## FUNCTION TABLE (each 4-bit buffer)

INP	JTS	OUTPUT
OE	Α	Υ
L	Н	L
L	L	Н
Н	Χ	Z




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC and Widebus are trademarks of Texas Instruments Incorporated.




#### logic symbol†



<sup>&</sup>lt;sup>†</sup>This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



#### logic diagram (positive logic)



### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub>	0.5 V to 4.6 V
Input voltage range, V <sub>I</sub> (see Note 1)	
Output voltage range, VO (see Notes 1 and 2)	$\dots$ -0.5 V to V <sub>CC</sub> + 0.5 V
Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0)	
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0)	–50 mA
Continuous output current, IO	±50 mA
Continuous current through each V <sub>CC</sub> or GND	±100 mA
Package thermal impedance, θ <sub>JA</sub> (see Note 3): DGG package	89°C/W
DL package	94°C/W
Storage temperature range, T <sub>stg</sub>	–65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

- 2. This value is limited to 4.6 V maximum.
- 3. The package thermal impedance is calculated in accordance with JESD 51.



## **SN74ALVCH16240 16-BIT BUFFER/DRIVER** WITH 3-STATE OUTPUTS SCES045C – JULY 1995 – REVISED FEBRUARY 1999

### recommended operating conditions (see Note 4)

			MIN	MAX	UNIT
VCC	CC Supply voltage		1.65	3.6	V
		$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$	0.65 × V <sub>CC</sub>		
$V_{IH}$	High-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	1.7		V
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	2		
		$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$		$0.35 \times V_{CC}$	
$V_{IL}$	Low-level input voltage	V <sub>CC</sub> = 2.3 V to 2.7 V 0.7  V <sub>CC</sub> = 2.7 V to 3.6 V 0.8  0 V <sub>CC</sub> 0 V <sub>CC</sub>		V	
				0.8	
VI	Input voltage		0	VCC	V
٧o	Output voltage		0	VCC	V
		V <sub>CC</sub> = 1.65 V		-4	
la	High lovel output ourrent	V <sub>CC</sub> = 2.3 V		-12	A
ЮН	High-level output current	V <sub>CC</sub> = 2.7 V -12		mA	
	V <sub>CC</sub> = 3 V	V <sub>CC</sub> = 3 V		-24	
		V <sub>CC</sub> = 1.65 V		4	
la.	Low-level output current		12	^	
lOL				12	mA
				24	
Δt/Δν	Input transition rise or fall rate			10	ns/V
TA	Operating free-air temperature		-40	85	°C

NOTE 4: All unused control inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SCES045C - JULY 1995 - REVISED FEBRUARY 1999

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PAI	RAMETER	TEST CO	ONDITIONS	Vcc	MIN	TYP†	MAX	UNIT		
		I <sub>OH</sub> = -100 μA		1.65 V to 3.6 V	V <sub>CC</sub> -0.	2				
		I <sub>OH</sub> = -4 mA		1.65 V	1.2					
		I <sub>OH</sub> = -6 mA		2.3 V	2					
Voн				2.3 V	1.7			V		
		$I_{OH} = -12 \text{ mA}$	2.7 V	2.2						
				3 V	2.4					
		I <sub>OH</sub> = -24 mA	3 V	2						
		I <sub>OL</sub> = 100 μA		1.65 V to 3.6 V			0.2			
		I <sub>OL</sub> = 4 mA		1.65 V			0.45			
\/a.		I <sub>OL</sub> = 6 mA		2.3 V			0.4	V		
VOL		10 4		2.3 V			0.7	<b>V</b>		
		I <sub>OL</sub> = 12 mA	2.7 V			0.4				
		I <sub>OL</sub> = 24 mA	3 V			0.55				
lį		$V_I = V_{CC}$ or GND		3.6 V			±5	μΑ		
		V <sub>I</sub> = 0.58 V		1.65 V	25					
		V <sub>I</sub> = 1.07 V	1.65 V	-25						
		V <sub>I</sub> = 0.7 V	2.3 V	45						
I <sub>I</sub> (hold)		V <sub>I</sub> = 1.7 V	2.3 V	-45			μΑ			
		V <sub>I</sub> = 0.8 V	V <sub>I</sub> = 0.8 V							
		V <sub>I</sub> = 2 V	3 V	-75						
		$V_{I} = 0 \text{ to } 3.6 \text{ V}^{\ddagger}$	3.6 V			±500				
loz		$V_O = V_{CC}$ or GND		3.6 V			±10	μΑ		
lcc		$V_I = V_{CC}$ or GND,	IO = 0	3.6 V			40	μΑ		
∆lcc		One input at V <sub>CC</sub> – 0.6 V,	Other inputs at V <sub>CC</sub> or GND	3 V to 3.6 V			750	μΑ		
C.	Control inputs			3.3 V		3		, ne		
Ci	Data inputs	V <sub>I</sub> = V <sub>CC</sub> or GND		3.3 V		6		pF		
Со	Outputs	VO = VCC or GND		3.3 V		7		pF		

#### switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 through 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 1.8 V V <sub>CC</sub> = 2.5 ± 0.2 V		V <sub>CC</sub> = 2.5 V ± 0.2 V		V <sub>CC</sub> = 2.5 V ± 0.2 V		V <sub>CC</sub> = 2.7 V		V <sub>CC</sub> = 3.3 V ± 0.3 V	
	(1141 01)	(0011-01)	TYP	MIN	MAX	MIN	MAX	MIN	MAX			
t <sub>pd</sub>	А	Y	§	1	5.3		5.3	1	3.9	ns		
<sup>t</sup> en	ŌĒ	Υ	§	1	6.4		6.1	1	5	ns		
<sup>t</sup> dis	ŌĒ	Y	§	1	5.4		4.8	1	4.4	ns		

<sup>§</sup> This information was not available at the time of publication.




<sup>†</sup> All typical values are at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C. ‡ This is the bus-hold maximum dynamic current. It is the minimum overdrive current required to switch the input from one state to another.


#### operating characteristics, T<sub>A</sub> = 25°C


Г	PARAMETER		TEST CONDITIONS -		V <sub>CC</sub> = 1.8 V	$V_{CC} = 2.5 \text{ V}$	V <sub>CC</sub> = 3.3 V	UNIT	
					TYP	TYP	TYP	0.4.1	
	Cnd	1 Ower dissipation	Outputs enabled	C <sub>I</sub> = 50 pF, f = 10 Mi		†	16	19	pF
L			Outputs disabled	$C_L = 50 \text{ pF},  f = 10 \text{ MI}$	14	†	4	5	þг


<sup>†</sup> This information was not available at the time of publication.


#### PARAMETER MEASUREMENT INFORMATION $V_{CC} = 1.8 V$












PROPAGATION DELAY TIMES




NOTES: A.  $C_L$  includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_{O} = 50 \Omega$ ,  $t_{r} \leq$  2 ns.  $t_{f} \leq$  2 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
- F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
- G. tpLH and tpHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms



# PARAMETER MEASUREMENT INFORMATION $V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$




NOTES: A.  $C_L$  includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50 \Omega$ ,  $t_f \leq$  2 ns,  $t_f \leq$  2 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpLz and tpHz are the same as tdis.
- F. tpzL and tpzH are the same as ten.
- G. tpLH and tpHL are the same as tpd.

Figure 2. Load Circuit and Voltage Waveforms

# PARAMETER MEASUREMENT INFORMATION $V_{CC} = 2.7 \text{ V}$ AND 3.3 V $\pm$ 0.3 V



- NOTES: A. C<sub>L</sub> includes probe and jig capacitance.
  - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
  - C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50 \Omega$ ,  $t_r \leq$  2.5 ns,  $t_f \leq$  2.5 ns.
  - D. The outputs are measured one at a time with one transition per measurement.
  - E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
  - F. tpzL and tpzH are the same as ten.
  - G. tpLH and tpHL are the same as tpd.

Figure 3. Load Circuit and Voltage Waveforms



#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated