SN74ALVCH162601 18-BIT UNIVERSAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS

SCES026G - JULY 1995 - REVISED JUNE 1999

● Member of the Texas Instruments <i>Widebus™</i> Family	DGG OR DL (TOP V	
 EPIC[™] (Enhanced-Performance Implanted CMOS) Submicron Process 	OEAB	56 CLKENAB
● UBT™ (Universal Bus Transceiver)		54 B1
Combines D-Type Latches and D-Type Flip-Flops for Operation in Transparent,	GND 4	53 🛛 GND
Latched, Clocked, or Clock-Enabled Mode	A2 🛛 5 A3 🗍 6	52 B2 51 B3
 B-Port Outputs Have Equivalent 26-Ω 		50 0 V _{CC}
Series Resistors, So No External Resistors	A4 🛛 8	49 5 B4
Are Required	A5 🛛 9	48 B5
 ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V 	A6 [10 GND [11	47 B6 46 GND
Using Machine Model (C = 200 pF, R = 0)		46 GND 45 B7
Latch-Up Performance Exceeds 250 mA Per	A8 [13	44] B8
JESD 17	A9 🛛 14	43] B9
 Bus Hold on Data Inputs Eliminates the 	A10 [] 15	42 B10
Need for External Pullup/Pulldown	A11 🛛 16 A12 🗍 17	41 B11 40 B12
Resistors	GND 18	39 GND
Package Options Include Plastic 300-mil	A13 [] 19	38 B13
Shrink Small-Outline (DL) and Thin Shrink	A14 20	37 B14
Small-Outline (DGG) Packages	A15 🛛 21	36 🛛 B15
NOTE: For tape and reel order entry:	V _{CC} [] 22	35 🛛 V _{CC}
The DGGR package is abbreviated to GR.	A16 🛛 23	³⁴ 🛛 B16
description	A17 24	33 B17
•		32 GND
This 18-bit universal bus transceiver is designed for 1.65-V to 3.6-V V_{CC} operation.	A18 26 OEBA 27	³¹ B18 ³⁰ CLKBA
The $SN74ALVCH162601$ combines D-type	LEBA [²⁸	29 CLKENBA

The SN74ALVCH162601 combines D-type latches and D-type flip-flops to allow data flow in transparent, latched, clocked, and clock-enabled modes.

Data flow in each direction is controlled by output-enable (OEAB and OEBA), latch-enable (LEAB and LEBA), and clock (CLKAB and CLKBA) inputs. The clock can be controlled by the clock-enable (CLKENAB and CLKENAB) inputs. For A-to-B data flow, the device operates in the transparent mode when LEAB is high. When LEAB is low, the A data is latched if CLKAB is held at a high or low logic level. If LEAB is low, the A data is stored in the latch/flip-flop on the low-to-high transition of CLKAB. When OEAB is low, the outputs are active. When OEAB is high, the outputs are in the high-impedance state.

Data flow for B to A is similar to that of A to B, but uses OEBA, LEBA, CLKBA, and CLKENBA.

The B-port outputs include equivalent $26 \cdot \Omega$ series resistors to reduce overshoot and undershoot.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus, EPIC, and UBT are trademarks of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1999, Texas Instruments Incorporated

SN74ALVCH162601 **18-BIT UNIVERSAL BUS TRANSCEIVER** WITH 3-STATE OUTPUTS

SCES026G - JULY 1995 - REVISED JUNE 1999

description (continued)


The SN74ALVCH162601 is characterized for operation from -40°C to 85°C.

	FUNCTION TABLE [†]									
	INPUTS									
CLKENAB	OEAB	LEAB	CLKAB	Α	В					
Х	Н	Х	Х	Х	Z					
Х	L	Н	Х	L	L					
Х	L	Н	Х	Н	н					
н	L	L	Х	Х	в ₀ ‡ в ₀ ‡					
н	L	L	Х	Х	в ₀ ‡					
L	L	L	\uparrow	L	L					
L	L	L	\uparrow	н	н					
L	L	L	L or H	Х	в ₀ ‡					

[†]A-to-B data flow is shown: B-to-A flow is similar, but uses OEBA, LEBA, CLKBA, and CLKENBA.

[‡] Output level before the indicated steady-state input conditions were established





logic diagram (positive logic)

To 17 Other Channels



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V_{CC} Input voltage range, V_I : Except I/O ports (see Note 1) I/O ports (see Notes 1 and 2) Output voltage range, V_O (see Notes 1 and 2) Input clamp current, I_{IK} ($V_I < 0$) Output clamp current, I_{OK} ($V_O < 0$) Continuous output current, I_O Continuous current through each V_{CC} or GND	$\begin{array}{cccc} -0.5 \ \text{V to } 4.6 \ \text{V} \\ -0.5 \ \text{V to } V_{CC} + 0.5 \ \text{V} \\ -0.5 \ \text{V to } V_{CC} + 0.5 \ \text{V} \\ -50 \ \text{mA} \\ -50 \ \text{mA} \\ -50 \ \text{mA} \end{array}$
Continuous current through each V _{CC} or GND	±100 mA
Package thermal impedance, θ_{JA} (see Note 3): DGG package	
Storage temperature range, T _{stg}	

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. This value is limited to 4.6 V maximum.

3. The package thermal impedance is calculated in accordance with JESD 51.



recommended operating conditions (see Note 4)

			MIN	MAX	UNI	
VCC	Supply voltage		1.65	3.6	V	
VIH VIL VO		V _{CC} = 1.65 V to 1.95 V	$0.65 \times V_{CC}$			
	High-level input voltage	V_{CC} = 2.3 V to 2.7 V	1.7		V	
		V _{CC} = 2.7 V to 3.6 V	2			
	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	$0.35 \times V_{CC}$				
VIL	Low-level input voltage	V _{CC} = 2.3 V to 2.7 V		0.7	V	
		$V_{CC} = 2.7 V \text{ to } 3.6 V$		0.8		
VI	Input voltage	-	0	VCC	V	
Vo	Output voltage		0	V _{CC}	V	
		V _{CC} = 1.65 V		-4		
				-12		
	Hign-level output current (A port)			-12	mA	
		V _{CC} = 3 V		-24		
ЮН	High-level output current (B port)	V _{CC} = 1.65 V		-2		
		V _{CC} = 2.3 V		-6		
ЮН				-8		
		V _{CC} = 3 V		-12		
		V _{CC} = 1.65 V		4		
		V _{CC} = 2.3 V		12		
VIH VIL VO ЮН	Low-level output current (A port)	V _{CC} = 2.7 V		12		
		V _{CC} = 3 V		24		
OL		V _{CC} = 1.65 V		2	mA	
	Low lovel output ourrest (D. sort)	V _{CC} = 2.3 V		6		
	Low-level output current (B port)	V _{CC} = 2.7 V		8		
		V _{CC} = 3 V		12		
Δt/Δv	Input transition rise or fall rate	•		10	ns/\	
T _A	Operating free-air temperature		-40	85	°C	

NOTE 4: All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



electrical	characteristics	over	recommended	operating	free-air	temperature	range	(unless
otherwise						-	•	

PA	RAMETER	TEST CONDITIONS	Vcc	ΜΙΝ ΤΥΡ [†] ΜΑΧ	UNIT
		I _{OH} = -100 μA	1.65 V to 3.6 V	V _{CC} -0.2	
		$I_{OH} = -4 \text{ mA}$	1.65 V	1.2	1
		$I_{OH} = -6 \text{ mA}$	2.3 V	2	1
	A port		2.3 V	1.7	1
		I _{OH} = -12 mA	2.7 V	2.2	1
			3 V	2.4	1
		I _{OH} = -24 mA	3 V	2	
VOH		I _{OH} = -100 μA	1.65 V to 3.6 V	V _{CC} -0.2	V
		$I_{OH} = -2 \text{ mA}$	1.65 V	1.2	1
		$I_{OH} = -4 \text{ mA}$	2.3 V	1.9	1
	B port		2.3 V	1.7	1
		$I_{OH} = -6 \text{ mA}$	3 V	2.4	1
		I _{OH} = -8 mA	2.7 V	2	1
		$I_{OH} = -12 \text{ mA}$	3 V	2	1
		I _{OL} = 100 μA	1.65 V to 3.6 V	0.2	
		I _{OL} = 4 mA	1.65 V	0.45	1
	A port	I _{OL} = 6 mA	2.3 V	0.4	1
			2.3 V	0.7	
		$I_{OL} = 12 \text{ mA}$	2.7 V	0.4	1
		I _{OL} = 24 mA	3 V	0.55	1
VOL		I _{OL} = 100 μA	1.65 V to 3.6 V	0.2	V
-	B port	$I_{OL} = 2 \text{ mA}$	1.65 V	0.45	1
		I _{OL} = 4 mA	2.3 V	0.4	1
			2.3 V	0.55	1
		I _{OL} = 6 mA	3 V	0.55	1
		I _{OL} = 8 mA	2.7 V	0.6	1
		I _{OL} = 12 mA	3 V	0.8	1
lj		V _I = V _{CC} or GND	3.6 V	±5	μA
		V _I = 0.58 V		25	
		V _I = 1.07 V	1.65 V	-25	1
		V ₁ = 0.7 V		45	1
II(hold)		V _I = 1.7 V	2.3 V	-45	μA
i(iioia)		V _I = 0.8 V		75	1
		V ₁ = 2 V	3 V	-75	1
		$V_{I} = 0 \text{ to } 3.6 \text{ V}^{\ddagger}$	3.6 V	±500	1
loz§		$V_{O} = V_{CC} \text{ or } GND$	3.6 V	±10	μA
ICC		$V_{I} = V_{CC}$ or GND, $I_{O} = 0$	3.6 V	40	μA
∆lcc		One input at $V_{CC} - 0.6 V$, Other inputs at V_{CC} or GND	3 V to 3.6 V	750	μA
C _i	Control inputs	$V_{I} = V_{CC}$ or GND	3.3 V	4	pF
Cio	A or B ports	$V_{O} = V_{CC}$ or GND	3.3 V	8	pF

[†] All typical values are at V_{CC} = 3.3 V, T_A = 25°C. [‡] This is the bus-hold maximum dynamic current. It is the minimum overdrive current required to switch the input from one state to another. [§] For I/O ports, the parameter I_{OZ} includes the input leakage current.



timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 through 3)

			V _{CC} =	1.8 V	V _{CC} = 2.5 V ± 0.2 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		UNIT		
				MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
fclock	Clock frequen	су			†		140		150		150	MHz	
+	Pulse	LE high		†		3.3		3.3		3.3		20	
t _W	duration	CLK high or low		†		3.3		3.3		3.3		ns	
	Setup time	Data before CLK↑		†		2.3		2.4		2.1			
		Data before LE↓	CLK high			1.6		1.6					
^t su			CLK low		1.3		1.2		1.1		ns		
		CLKEN before CLK↑		+		2		2		1.7			
		Data after CLK↑		+		0.7		0.7		0.8			
			CLK high	+		1.3		1.6		1.4			
th	Hold time	Hola time	Hold time Data after LE↓	CLK low	+		1.7		2		1.7		ns
		CLKEN after CLK↑	-	+		0.3		0.5		0.6			

[†] This information was not available at the time of publication.

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 through 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 1.8 V		V _{CC} = 2.5 V ± 0.2 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		UNIT
		(001101)	MIN	TYP	MIN	MAX	MIN	MAX	MIN	MAX	
f _{max}			†		140		150		150		MHz
	A	В		†	1.3	4.8		5.2	1.6	4.5	
	В	A		†	1	4.3		4.6	1	4.1	ns
÷.	LEAB	В		†	1	5.5		5.9	1.5	5.1	
^t pd	LEBA	A		†	1	5		5.3	1	4.7	
	CLKAB	В		†	1.5	6.1		6.3	1.6	5.5	
	CLKBA	A		†	1.3	5.6		5.8	1.4	5	
t _{en}	OEAB	В		†	1.6	6.1		6.7	1.6	5.7	ns
^t dis	OEAB	В		†	1.8	5.7		5.3	1.8	4.8	ns
t _{en}	OEBA	A		†	1.1	5.5		6.1	1.1	5.2	ns
^t dis	OEBA	A		†	1.3	5.2		4.8	1.6	4.4	ns


[†] This information was not available at the time of publication.

operating characteristics, $T_A = 25^{\circ}C$

PARAMETER		TEST CONDITIONS	V _{CC} = 1.8 V	$V_{CC} = 2.5 V$	V _{CC} = 3.3 V	UNIT		
	PARAMETER		TEST CONDITIONS	TYP	TYP	TYP	UNIT	
	C _{pd} Power dissipation capacitance	Power dissipation Outputs enal	Outputs enabled	C ₁ = 50 pF. f = 10 MHz	†	41	50	рF
Cpd		Outputs disabled	$C_{L} = 50 \text{ pF}, \text{ f} = 10 \text{ MHz}$	†	6	6	рг	

[†] This information was not available at the time of publication.






- NOTES: A. CI includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control. C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_f \leq 2 ns, t_f \leq 2 ns.
 - D. The outputs are measured one at a time with one transition per measurement.

 - E. tPLZ and tPHZ are the same as tdis.
 - F. tpzL and tpzH are the same as ten.
 - G. tpi H and tpHi are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms






- NOTES: A. CL includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z_O = 50 Ω, t_f ≤ 2 ns, t_f ≤ 2 ns.
 - D. The outputs are measured one at a time with one transition per measurement.
 - D. The outputs are measured one at a time with one trans
 - E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 - F. tpzL and tpzH are the same as ten.
 - G. tPLH and tPHL are the same as tpd.

Figure 2. Load Circuit and Voltage Waveforms



SN74ALVCH162601 **18-BIT UNIVERSAL BUS TRANSCEIVER** WITH 3-STATE OUTPUTS

SCES026G - JULY 1995 - REVISED JUNE 1999



PARAMETER MEASUREMENT INFORMATION V_{CC} = 2.7 V AND 3.3 V \pm 0.3 V

NOTES: A. C_I includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_Q = 50 Ω , t_f \leq 2.5 ns, t_f \leq 2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpLz and tpHz are the same as tdis.
- F. t_{P7I} and t_{P7H} are the same as t_{en} .
- G. tPLH and tPHL are the same as tpd.

Figure 3. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated