

56 1 1 OE2

55 🛛 1A1

FEATURES

- Member of the Texas Instruments Widebus™ Family
- Output Ports Have Equivalent 26-Ω Series Resistors, So No External Resistors Are Required
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds JESD 22
 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)
 - 1000-V Charged-Device Model (C101)

DESCRIPTION/ORDERING INFORMATION

This 20-bit noninverting buffer/driver is designed for 1.65-V to 3.6-V $V_{\rm CC}$ operation.

The SN74ALVCH162827 is composed of two 10-bit sections with separate output-enable signals. For either 10-bit buffer section, the two output-enable (10E1 and 10E2 or 20E1 and 20E2) inputs must both be low for the corresponding Y outputs to be active. If either output-enable input is high, the outputs of that 10-bit buffer section are in the high-impedance state.

The outputs, which are designed to sink up to 12 mA, include equivalent 26- Ω resistors to reduce overshoot and undershoot.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

1Y2 L	3	54 🛛 1A2
GND [4	53 GND
1Y3 [5	52] 1A3
1Y4 [6	51 🛛 1A4
V _{CC} [7	50 V _{CC}
1Y [8	49] 1A5
1Y6 [9	48] 1A6
1Y7 [10	47] 1A7
GND [11	46 GND
1Y8 [12	45] 1A8
1Y9 [13	44] 1A9
1Y10	14	43] 1A10
2Y1 [15	42] 2A1
2Y2 [16	41 2A2
2Y3 [17	40] 2A3
GND [18	39] GND
2Y4 [19	38] 2A4
2Y5 [20	37 2A5
2Y6 [21	36] 2A6
V _{CC}	22	35 🛛 V _{CC}
2Y7 [23	34] 2A7
2Y8 [24	33] 2A8
GND [25	32] GND
2Y9 [26	31 2A9
2Y10	27	30] 2A10
20E1	28	2922 <u>0E2</u>

DGG, DGV, OR DL PACKAGE

(TOP VIEW)

1<u>OE1</u>1 1Y1 2

1 V 2 **1** 2

Active bus-hold circuitry holds unused or undriven inputs at a valid logic state. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended.

T _A	PACKAGE ⁽¹⁾		PACKAGE ⁽¹⁾ ORDERABLE PART NUMBER		ORDERABLE PART NUMBER	TOP-SIDE MARKING
		Tube	SN74ALVCH162827DL			
4000 10 0500	SSOP - DL	Tape and reel	SN74ALVCH162827DLR	ALVCH162827		
-40°C to 85°C	TSSOP - DGG	Tape and reel	SN74ALVCH162827GR	ALVCH162827		
	TVSOP - DGV	Tape and reel	SN74ALVCH162827VR	VH2827		

ORDERING INFORMATION

(1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


Widebus is a trademark of Texas Instruments.


SCES013H-JULY 1995-REVISED AUGUST 2004

FUNCTION TABLE (each 10-bit section)

	OUTPUT		
OE1	OE2	Α	Y
L	L	L	L
L	L	н	Н
н	Х	x	Z
x	н	x	Z

LOGIC DIAGRAM (POSITIVE LOGIC)





ABSOLUTE MAXIMUM RATINGS⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V _{CC}	Supply voltage range		-0.5	4.6	V
VI	Input voltage range ⁽²⁾		-0.5	4.6	V
Vo	Output voltage range ⁽²⁾⁽³⁾		-0.5	V _{CC} + 0.5	V
I _{IK}	Input clamp current	V ₁ < 0		-50	mA
I _{ОК}	Output clamp current	V _O < 0		-50	mA
I _O	Continuous output current			±50	mA
	Continuous current through each V_{CC}	or GND		±100	mA
		DGG package		64	
θ_{JA}	Package thermal impedance ⁽⁴⁾	DGV package		48	°C/W
		DL package		56	
T _{stg}	Storage temperature range		-65	150	°C

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed. This value is limited to 4.6 V maximum. (2)

(3)

(4) The package thermal impedance is calculated in accordance with JESD 51-7.



SN74ALVCH162827 20-BIT BUFFER/DRIVER WITH 3-STATE OUTPUTS

SCES013H-JULY 1995-REVISED AUGUST 2004

RECOMMENDED OPERATING CONDITIONS⁽¹⁾

			MIN	MAX	UNIT
V _{CC}	Supply voltage		1.65	3.6	V
		V _{CC} = 1.65 V to 1.95 V	$0.65 imes V_{CC}$		
VIH	High-level input voltage	V_{CC} = 2.3 V to 2.7 V	1.7		V
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	2		
		V_{CC} = 1.65 V to 1.95 V		$0.35 imes V_{CC}$	
V _{IL}	Low-level input voltage	V_{CC} = 2.3 V to 2.7 V		0.7	V
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$		0.8	
VI	Input voltage		0	V _{CC}	V
Vo	Output voltage		0	V _{CC}	V
		V _{CC} = 1.65 V		-2	
	High-level output current	$V_{CC} = 2.3 V$		-6	mA
I _{ОН}		$V_{CC} = 2.7 V$		-8	
		$V_{CC} = 3 V$		-12	
		V _{CC} = 1.65 V		2	
I _{OL}		V _{CC} = 2.3 V		6	
	Low-level output current	$V_{CC} = 2.7 V$		8	mA
		V _{CC} = 3 V		12	
$\Delta t / \Delta v$	Input transition rise or fall rate			10	ns/V
T _A	Operating free-air temperature		-40	85	°C

(1) All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

SN74ALVCH162827 **20-BIT BUFFER/DRIVER** WITH 3-STATE OUTPUTS

SCES013H-JULY 1995-REVISED AUGUST 2004

ELECTRICAL CHARACTERISTICS

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V _{cc}	MIN	TYP ⁽¹⁾	MAX	UNIT	
	I _{OH} = -100 μA	1.65 V to 3.6 V	V _{CC} - 0.2				
	I _{OH} = -2 mA	1.65 V	1.2				
	I _{OH} = -4 mA	2.3 V	1.9				
V _{OH}		2.3 V	1.7			V	
	I _{OH} = -6 mA	3 V	2.4				
	I _{OH} = -8 mA	2.7 V	2				
	I _{OH} = -12 mA	3 V	2				
	I _{OL} = 100 μA	1.65 V to 3.6 V			0.2		
	$I_{OL} = 2 \text{ mA}$	1.65 V			0.45		
	$I_{OL} = 4 \text{ mA}$	2.3 V			0.4		
V _{OL}		2.3 V			0.55	V	
	$I_{OL} = 6 \text{ mA}$	3 V			0.55		
	I _{OL} = 8 mA	2.7 V			0.6	-	
	I _{OL} = 12 mA	3 V			0.8		
l _i	$V_{I} = V_{CC} \text{ or } GND$	3.6 V			±5	μΑ	
	V ₁ = 0.58 V	1.65 V	25				
	V ₁ = 1.07 V	1.65 V	-25	-25			
	V ₁ = 0.7 V	2.3 V	45				
I _{I(hold)}	V ₁ = 1.7 V	2.3 V	-45			μΑ	
	V ₁ = 0.8 V	3 V	75				
	V ₁ = 2 V 3 V		-75				
	$V_{\rm I} = 0$ to 3.6 V ⁽²⁾	3.6 V			±500		
I _{oz}	$V_0 = V_{CC}$ or GND	3.6 V			±10	μΑ	
I _{cc}	$V_{I} = V_{CC} \text{ or GND}, \qquad I_{O} = 0$	3.6 V			40	μΑ	
Δl _{CC}	One input at V_{CC} - 0.6 V, Other inputs at V_{CC} or GND	3 V to 3.6 V			750	μA	
Control input	s	3.3 V		3.5			
C _i Data inputs	$V_1 = V_{CC}$ or GND	3.3 V		6		pF	
C _o Outputs	$V_0 = V_{CC}$ or GND	3.3 V		7		pF	

TEXAS STRUMENTS

www.ti.com

(1) All typical values are at $V_{CC} = 3.3 \text{ V}$, $T_A = 25^{\circ}\text{C}$. (2) This is the bus-hold maximum dynamic current. It is the minimum overdrive current required to switch the input from one state to another.



SWITCHING CHARACTERISTICS

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

	1 0	•	0 (,,,	,			
PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 1.8 V	V _{CC} = 2 ± 0.2	2.5 V V	V _{CC} = 2	2.7 V	V _{CC} = 3 ± 0.3	.3 V V	UNIT
		(001201)	TYP	MIN	MAX	MIN	MAX	MIN	MAX	
t _{pd}	A	Y	(1)	1	4.4		4.4	1.5	3.8	ns
t _{en}	OE	Y	(1)	1.4	6.3		6.2	1.6	5.1	ns
t _{dis}	OE	Y	(1)	1.7	5.9		5.2	1.8	4.7	ns
t _{sk(LH)} ⁽²⁾	^	V	(1)		0.5		0.5		0.5	20
t _{sk(HL)} ⁽²⁾	A	T	(1)		0.5		0.5		0.5	ns

(1) This information was not available at the time of publication.

(2) Parameter specified by design

 $\begin{array}{l} t_{sk(LH)} = |t_{PLH}(m) - t_{PLH}(n)| \\ t_{sk(HL)} = |t_{PHL}(m) - t_{PHL}(n)| \\ \text{where } m \text{ and } n \text{ are any arbitrary data bits.} \end{array}$

OPERATING CHARACTERISTICS

 $T_A = 25^{\circ}C$

	PARAMETER		TEST CONDITIONS	V _{CC} = 1.8 V	V _{CC} = 2.5 V	V _{CC} = 3.3 V	UNIT
	FARAMETER	TEST CONDITIONS	TYP	TYP	TYP	UNIT	
	Dower discinction conscitones	Outputs enabled		(1)	16	18	~F
C _{pd}	Power dissipation capacitance	Outputs disabled	$C_{L} = 50 \text{ pF}, \text{ f} = 10 \text{ MHz}$	(1)	4	6	pF


(1) This information was not available at the time of publication.

SN74ALVCH162827 20-BIT BUFFER/DRIVER WITH 3-STATE OUTPUTS



SCES013H-JULY 1995-REVISED AUGUST 2004






LOAD CIRCUIT


TEST	S1
t _{pd}	Open
t _{PLZ} /t _{PZL}	V _{LOAD}
t _{PHZ} /t _{PZH}	GND

N N	IN	PUT	v	V	^		V
V _{CC}	VI	t _r /t _f	V _M	V _{LOAD}	CL	RL	V_{Δ}
1.8 V	V _{CC}	≤2 ns	V _{CC} /2	2 × V _{CC}	30 pF	1 k Ω	0.15 V
2.5 V \pm 0.2 V	V _{CC}	≤2 ns	V _{CC} /2	2 × V _{CC}	30 pF	500 Ω	0.15 V
2.7 V	2.7 V	≤2.5 ns	1.5 V	6 V	50 pF	500 Ω	0.3 V
3 V \pm 0.3 V	2.7 V	≤2.5 ns	1.5 V	6 V	50 pF	500 Ω	0.3 V



NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω .
- D. The outputs are measured one at a time, with one transition per measurement.
- E. $t_{\text{PLZ}} \, \text{and} \, t_{\text{PHZ}} \, \text{are the same as} \, t_{\text{dis}}.$
- F. t_{PZL} and t_{PZH} are the same as t_{en} .
- G. t_{PLH} and t_{PHL} are the same as t_{pd} .
- H. All parameters and waveforms are not applicable to all devices.



MECHANICAL DATA

PLASTIC SMALL-OUTLINE

MPDS006C - FEBRUARY 1996 - REVISED AUGUST 2000

DGV (R-PDSO-G**)

24 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.
- D. Falls within JEDEC: 24/48 Pins MO-153

14/16/20/56 Pins – MO-194



MECHANICAL DATA

MSSO001C - JANUARY 1995 - REVISED DECEMBER 2001

PLASTIC SMALL-OUTLINE PACKAGE

48 PINS SHOWN

DL (R-PDSO-G**)



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MO-118



MECHANICAL DATA

MTSS003D - JANUARY 1995 - REVISED JANUARY 1998

DGG (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

48 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-153



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address:

Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2004, Texas Instruments Incorporated