

# LH1548

## DESCRIPTION

The LH1548 is a 240-output segment driver IC suitable for driving large/medium scale dot matrix LCD panels, and is used in personal computers/work stations. Through the use of UST (Ultra Slim TCP) technology, it is ideal for substantially decreasing the size of the frame section of the LCD module. When combined with the LH1530 common driver, it can create a low power consuming, high-resolution LCD.

## FEATURES


- Number of LCD drive outputs : 240
- Supply voltage for LCD drive : +10.0 to +42.0 V
- Supply voltage for the logic system : +2.5 to +5.5 V
- Shift clock frequency
  - 25 MHz (Max.) :  $V_{DD} = +5.0 \pm 0.5$  V
  - 15 MHz (Max.) :  $V_{DD} = +3.0$  to +4.5 V
  - 12 MHz (Max.) :  $V_{DD} = +2.5$  to +3.0 V
- Low power consumption
- Low output impedance
- Adopts a data bus system
- 8-bit/12-bit parallel input modes are selectable with a mode (MD) pin.
- Automatic transfer function of an enable signal
- Automatic counting function which, in the chip selection mode, causes the internal clock to be stopped by automatically counting 240 bits of input data
- Package : 272-pin TCP (Tape Carrier Package)

## 240-output LCD Segment Driver IC

### PIN CONNECTIONS

272-PIN TCP

TOP VIEW




#### NOTE :

Doesn't prescribe TCP outline.

**PIN DESCRIPTION**

PIN NO.	SYMBOL	I/O	DESCRIPTION
1 to 240	Y <sub>1</sub> -Y <sub>240</sub>	O	LCD drive output
241, 272	V <sub>0L</sub> , V <sub>0R</sub>	-	Power supply for LCD drive
242, 271	V <sub>2L</sub> , V <sub>2R</sub>	-	Power supply for LCD drive
243, 270	V <sub>3L</sub> , V <sub>3R</sub>	-	Power supply for LCD drive
244, 269	V <sub>5L</sub> , V <sub>5R</sub>	-	Power supply for LCD drive
245	V <sub>DD</sub>	-	Power supply for logic system (+2.5 to +5.5 V)
264	SHL	I	Input for selecting the reading direction of display data
265	MD	I	Mode selection input
246, 262	EIO <sub>2</sub> , EIO <sub>1</sub>	I/O	Input/output for chip selection
247 to 258	D <sub>l0</sub> -D <sub>l11</sub>	I	Display data input
259	XCK	I	Clock input for taking display data
260	DISPOFF	I	Control input for output of non-select level
261	LP	I	Latch pulse input for display data
263	FR	I	AC-converting signal input for LCD drive waveform
266, 267	TEST <sub>1</sub> , TEST <sub>2</sub>	I	Test mode selection input
268	V <sub>SS</sub>	-	Ground (0 V)

**BLOCK DIAGRAM**

## FUNCTIONAL OPERATIONS OF EACH BLOCK

BLOCK	FUNCTION
Active Control	Controls the selection or non-selection of the chip. Following an LP signal input, and after the chip selection signal is input, a selection signal is generated internally until 240 bits of data have been read in. Once data input has been completed, a selection signal for cascade connection is output, and the chip is non-selected.
SP Conversion & Data Control	Data is retained until 24 bits have been completely input, after which they are put on the internal data bus 24 bits at a time.
Data Latch Control	Selects the state of the data latch which reads in the data bus signals. The shift direction is controlled by the control logic. For every 48 bits of data read in, the selection signal shifts one bit based on the state of the control circuit.
Data Latch	Latches the data on the data bus. The latch state of each LCD drive output pin is controlled by the control logic and the data latch control; 240 bits of data are read in 10 sets of 24 bits.
Line Latch	All 240 bits which have been read into the data latch are simultaneously latched at the falling edge of the LP signal, and are output to the level shifter block.
Level Shifter	The logic voltage signal is level-shifted to the LCD drive voltage level, and is output to the driver block.
4-Level Driver	Drives the LCD drive output pins from the latch data, and selects one of 4 levels ( $V_0$ , $V_2$ , $V_3$ or $V_5$ ) based on the FR and $\overline{DISPOFF}$ signals.
Control Logic	Controls the operation of each block. When an LP signal has been input, all blocks are reset and the control logic waits for the selection signal output from the active control block. Once the selection signal has been output, operation of the data latch and data transmission is controlled, 240 bits of data are read in, and the chip is non-selected.
Test Circuit	The circuit for testing. During normal operation, it isn't activated.

## INPUT/OUTPUT CIRCUITS




Fig. 1 Input Circuit




Fig. 2 Input/Output Circuit




Fig. 3 LCD Drive Output Circuit

## FUNCTIONAL DESCRIPTION

### Pin Functions

SYMBOL	FUNCTION
VDD	Logic system power supply pin, connected to +2.5 to +5.5 V.
Vss	Ground pin, connected to 0 V.
V <sub>0L</sub> , V <sub>0R</sub> V <sub>2L</sub> , V <sub>2R</sub> V <sub>3L</sub> , V <sub>3R</sub> V <sub>5L</sub> , V <sub>5R</sub>	Bias power supply pins for LCD drive voltage <ul style="list-style-type: none"> <li>• Normally use the bias voltages set by a resistor divider.</li> <li>• Ensure that voltages are set such that Vss ≤ V<sub>5</sub> &lt; V<sub>3</sub> &lt; V<sub>2</sub> &lt; V<sub>0</sub>.</li> <li>• V<sub>iL</sub> and V<sub>iR</sub> (i = 0, 2, 3, 5) aren't connected with inside IC. Therefore, it is necessary that these pins connect with an external power supply.</li> </ul>
Dl11-Dl0	Input pins for display data <ul style="list-style-type: none"> <li>• In 8-bit parallel input mode, input data into the 8 pins, Dl7-Dl0. Connect Dl11-Dl8 to Vss or VDD.</li> <li>• In 12-bit parallel input mode, input data into the 12 pins, Dl11-Dl0.</li> <li>• Refer to "<a href="#">RELATIONSHIP BETWEEN THE DISPLAY DATA AND LCD DRIVE OUTPUT PINS</a>" in Functional Operations.</li> </ul>
XCK	Clock input pin for taking display data <ul style="list-style-type: none"> <li>• Data is read at the falling edge of the clock pulse.</li> </ul>
LP	Latch pulse input pin for display data <ul style="list-style-type: none"> <li>• Data is latched at the falling edge of the clock pulse.</li> </ul>
SHL	Input pin for selecting the reading direction of display data <ul style="list-style-type: none"> <li>• When set to Vss level "L", data is read sequentially from Y<sub>240</sub> to Y<sub>1</sub>.</li> <li>• When set to VDD level "H", data is read sequentially from Y<sub>1</sub> to Y<sub>240</sub>.</li> <li>• Refer to "<a href="#">RELATIONSHIP BETWEEN THE DISPLAY DATA AND LCD DRIVE OUTPUT PINS</a>" in Functional Operations.</li> </ul>
<u>DISPOFF</u>	Control input pin for output of non-select level <ul style="list-style-type: none"> <li>• The input signal is level-shifted from logic voltage level to LCD drive voltage level, and controls the LCD drive circuit.</li> <li>• When set to Vss level "L", the LCD drive output pins (Y<sub>1</sub>-Y<sub>240</sub>) are set to level V<sub>5</sub>.</li> <li>• Table of truth values is shown in "<a href="#">TRUTH TABLE</a>" in Functional Operations.</li> </ul>
FR	AC signal input pin for LCD driving waveform <ul style="list-style-type: none"> <li>• The input signal is level-shifted from logic voltage level to LCD drive voltage level, and controls the LCD drive circuit.</li> <li>• Normally it inputs a frame inversion signal.</li> <li>• The LCD drive output pins' output voltage levels can be set using the line latch output signal and the FR signal.</li> <li>• Table of truth values is shown in "<a href="#">TRUTH TABLE</a>" in Functional Operations.</li> </ul>
MD	Mode selection pin <ul style="list-style-type: none"> <li>• When set to Vss level "L", 8-bit parallel input mode is set.</li> <li>• When set to VDD level "H", 12-bit parallel input mode is set.</li> <li>• Refer to "<a href="#">RELATIONSHIP BETWEEN THE DISPLAY DATA AND LCD DRIVE OUTPUT PINS</a>" in Functional Operations.</li> </ul>

SYMBOL	FUNCTION
EIO1 EIO2	<p>Input/output pins for chip selection</p> <ul style="list-style-type: none"><li>• When SHL input is at Vss level "L", EIO1 is set for output, and EIO2 is set for input.</li><li>• When SHL input is at VDD level "H", EIO1 is set for input, and EIO2 is set for output.</li><li>• During output, set to "H" while <math>LP \cdot \bar{XCK}</math> is "H", and after 240 bits of data have been read, set to "L" for one cycle (from rising edge to rising edge of XCK), after which it returns to "H".</li><li>• During input, the chip is selected while <math>\bar{EI} \cdot \bar{XCK}</math> is "H" after the LP signal is input. The chip is non-selected after 240 bits of data have been read.</li><li>• Refer to "<a href="#">RELATIONSHIP BETWEEN THE DISPLAY DATA AND LCD DRIVE OUTPUT PINS</a>" in Functional Operations.</li></ul>
TEST1 TEST2	<p>Test mode selection pins</p> <ul style="list-style-type: none"><li>• During normal operation, fix to Vss level "L".</li></ul>
Y1-Y240	<p>LCD drive output pins</p> <ul style="list-style-type: none"><li>• Corresponding directly to each bit of the data latch, one level (V0, V2, V3, or V5) is selected and output.</li><li>• Table of truth values is shown in "<a href="#">TRUTH TABLE</a>" in Functional Operations.</li></ul>

## Functional Operations

### TRUTH TABLE

FR	LATCH DATA	DISPOFF	LCD DRIVE OUTPUT VOLTAGE LEVEL (Y <sub>1</sub> -Y <sub>240</sub> )
L	L	H	V <sub>3</sub>
L	H	H	V <sub>5</sub>
H	L	H	V <sub>2</sub>
H	H	H	V <sub>0</sub>
X	X	L	V <sub>5</sub>

### NOTES :

- V<sub>SS</sub> ≤ V<sub>5</sub> < V<sub>3</sub> < V<sub>2</sub> < V<sub>0</sub>, L : V<sub>SS</sub> (0 V), H : V<sub>DD</sub> (+2.5 to +5.5 V), X : Don't care

- "Don't care" should be fixed to "H" or "L", avoiding floating.

There are two kinds of power supply (logic level voltage and LCD drive voltage) for the LCD driver.

Supply regular voltage which is assigned by specification for each power pin.

### RELATIONSHIP BETWEEN THE DISPLAY DATA AND LCD DRIVE OUTPUT PINS

#### (a) 8-bit Parallel Input Mode


MD	SHL	EIO <sub>1</sub>	EIO <sub>2</sub>	DATA INPUT	NUMBER OF CLOCKS						
					30 CLOCK	29 CLOCK	28 CLOCK	...	3 CLOCK	2 CLOCK	1 CLOCK
L	L	Output	Input	Dl0	Y <sub>1</sub>	Y <sub>9</sub>	Y <sub>17</sub>	...	Y <sub>217</sub>	Y <sub>225</sub>	Y <sub>233</sub>
				Dl1	Y <sub>2</sub>	Y <sub>10</sub>	Y <sub>18</sub>	...	Y <sub>218</sub>	Y <sub>226</sub>	Y <sub>234</sub>
				Dl2	Y <sub>3</sub>	Y <sub>11</sub>	Y <sub>19</sub>	...	Y <sub>219</sub>	Y <sub>227</sub>	Y <sub>235</sub>
				Dl3	Y <sub>4</sub>	Y <sub>12</sub>	Y <sub>20</sub>	...	Y <sub>220</sub>	Y <sub>228</sub>	Y <sub>236</sub>
				Dl4	Y <sub>5</sub>	Y <sub>13</sub>	Y <sub>21</sub>	...	Y <sub>221</sub>	Y <sub>229</sub>	Y <sub>237</sub>
				Dl5	Y <sub>6</sub>	Y <sub>14</sub>	Y <sub>22</sub>	...	Y <sub>222</sub>	Y <sub>230</sub>	Y <sub>238</sub>
				Dl6	Y <sub>7</sub>	Y <sub>15</sub>	Y <sub>23</sub>	...	Y <sub>223</sub>	Y <sub>231</sub>	Y <sub>239</sub>
				Dl7	Y <sub>8</sub>	Y <sub>16</sub>	Y <sub>24</sub>	...	Y <sub>224</sub>	Y <sub>232</sub>	Y <sub>240</sub>
L	H	Input	Output	Dl0	Y <sub>240</sub>	Y <sub>232</sub>	Y <sub>224</sub>	...	Y <sub>24</sub>	Y <sub>16</sub>	Y <sub>8</sub>
				Dl1	Y <sub>239</sub>	Y <sub>231</sub>	Y <sub>223</sub>	...	Y <sub>23</sub>	Y <sub>15</sub>	Y <sub>7</sub>
				Dl2	Y <sub>238</sub>	Y <sub>230</sub>	Y <sub>222</sub>	...	Y <sub>22</sub>	Y <sub>14</sub>	Y <sub>6</sub>
				Dl3	Y <sub>237</sub>	Y <sub>229</sub>	Y <sub>221</sub>	...	Y <sub>21</sub>	Y <sub>13</sub>	Y <sub>5</sub>
				Dl4	Y <sub>236</sub>	Y <sub>228</sub>	Y <sub>220</sub>	...	Y <sub>20</sub>	Y <sub>12</sub>	Y <sub>4</sub>
				Dl5	Y <sub>235</sub>	Y <sub>227</sub>	Y <sub>219</sub>	...	Y <sub>19</sub>	Y <sub>11</sub>	Y <sub>3</sub>
				Dl6	Y <sub>234</sub>	Y <sub>226</sub>	Y <sub>218</sub>	...	Y <sub>18</sub>	Y <sub>10</sub>	Y <sub>2</sub>
				Dl7	Y <sub>233</sub>	Y <sub>225</sub>	Y <sub>217</sub>	...	Y <sub>17</sub>	Y <sub>9</sub>	Y <sub>1</sub>

## (b) 12-bit Parallel Input Mode


MD	SHL	EIO1	EIO2	DATA INPUT	NUMBER OF CLOCKS						
					20 CLOCK	19 CLOCK	18 CLOCK	...	3 CLOCK	2 CLOCK	1 CLOCK
H	L	Output	Input	Dl0	Y1	Y13	Y25	...	Y205	Y217	Y229
				Dl1	Y2	Y14	Y26	...	Y206	Y218	Y230
				Dl2	Y3	Y15	Y27	...	Y207	Y219	Y231
				Dl3	Y4	Y16	Y28	...	Y208	Y220	Y232
				Dl4	Y5	Y17	Y29	...	Y209	Y221	Y233
				Dl5	Y6	Y18	Y30	...	Y210	Y222	Y234
				Dl6	Y7	Y19	Y31	...	Y211	Y223	Y235
				Dl7	Y8	Y20	Y32	...	Y212	Y224	Y236
				Dl8	Y9	Y21	Y33	...	Y213	Y225	Y237
				Dl9	Y10	Y22	Y34	...	Y214	Y226	Y238
				Dl10	Y11	Y23	Y35	...	Y215	Y227	Y239
				Dl11	Y12	Y24	Y36	...	Y216	Y228	Y240
H	H	Input	Output	Dl0	Y240	Y228	Y216	...	Y36	Y24	Y12
				Dl1	Y239	Y227	Y215	...	Y35	Y23	Y11
				Dl2	Y238	Y226	Y214	...	Y34	Y22	Y10
				Dl3	Y237	Y225	Y213	...	Y33	Y21	Y9
				Dl4	Y236	Y224	Y212	...	Y32	Y20	Y8
				Dl5	Y235	Y223	Y211	...	Y31	Y19	Y7
				Dl6	Y234	Y222	Y210	...	Y30	Y18	Y6
				Dl7	Y233	Y221	Y209	...	Y29	Y17	Y5
				Dl8	Y232	Y220	Y208	...	Y28	Y16	Y4
				Dl9	Y231	Y219	Y207	...	Y27	Y15	Y3
				Dl10	Y230	Y218	Y206	...	Y26	Y14	Y2
				Dl11	Y229	Y217	Y205	...	Y25	Y13	Y1

## CONNECTION EXAMPLES OF PLURAL SEGMENT DRIVERS


(a) When SHL = "L"



(b) When SHL = "H"



## TIMING CHART OF 4-DEVICE CASCADE CONNECTION



\* n = 30 in 8-bit parallel input mode.

n = 20 in 12-bit parallel input mode.

## PRECAUTIONS


### Precautions when connecting or disconnecting the power supply

This IC has a high-voltage LCD driver, so it may be permanently damaged by a high current which may flow if voltage is supplied to the LCD drive power supply while the logic system power supply is floating. The details are as follows.

- When connecting the power supply, connect the LCD drive power after connecting the logic system power. Furthermore, when disconnecting the power, disconnect the logic system power after disconnecting the LCD drive power.
- It is advisable to connect the serial resistor (50 to 100 Ω) or fuse to the LCD drive power V<sub>0</sub> of the system as a current limiter. Set up a suitable value of the resistor in consideration of the display grade.

And when connecting the logic power supply, the logic condition of this IC inside is insecure. Therefore connect the LCD drive power supply after resetting logic condition of this IC inside on DISPOFF function. After that, cancel the DISPOFF function after the LCD drive power supply has become stable. Furthermore, when disconnecting the power, set the LCD drive output pins to level V<sub>5</sub> on DISPOFF function. Then disconnect the logic system power after disconnecting the LCD drive power.

When connecting the power supply, follow the recommended sequence shown here.



**ABSOLUTE MAXIMUM RATINGS**

PARAMETER	SYMBOL	APPLICABLE PINS	RATING	UNIT	NOTE
Supply voltage (1)	V <sub>DD</sub>	V <sub>DD</sub>	-0.3 to +7.0	V	1, 2
Supply voltage (2)	V <sub>0</sub>	V <sub>0L</sub> , V <sub>0R</sub>	-0.3 to +45.0	V	
	V <sub>2</sub>	V <sub>2L</sub> , V <sub>2R</sub>	-0.3 to V <sub>0</sub> + 0.3	V	
	V <sub>3</sub>	V <sub>3L</sub> , V <sub>3R</sub>	-0.3 to V <sub>0</sub> + 0.3	V	
	V <sub>5</sub>	V <sub>5L</sub> , V <sub>5R</sub>	-0.3 to V <sub>0</sub> + 0.3	V	
Input voltage	V <sub>I</sub>	DI11-DI0, XCK, LP, SHL, FR, MD, EIO1, EIO2, <u>DISPOFF</u> , TEST1, TEST2	-0.3 to V <sub>DD</sub> + 0.3	V	
Storage temperature	T <sub>STG</sub>		-45 to +125	°C	

**NOTES :**

1. TA = +25 °C
2. The maximum applicable voltage on any pin with respect to Vss (0 V).

**RECOMMENDED OPERATING CONDITIONS**

PARAMETER	SYMBOL	APPLICABLE PINS	MIN.	TYP.	MAX.	UNIT	NOTE
Supply voltage (1)	V <sub>DD</sub>	V <sub>DD</sub>	+2.5		+5.5	V	1, 2
Supply voltage (2)	V <sub>0</sub>	V <sub>0L</sub> , V <sub>0R</sub>	+10.0		+42.0	V	
Operating temperature	T <sub>OPR</sub>		-20		+85	°C	

**NOTES :**

1. The applicable voltage on any pin with respect to Vss (0 V).
2. Ensure that voltages are set such that Vss ≤ V<sub>5</sub> < V<sub>3</sub> < V<sub>2</sub> < V<sub>0</sub>.

## ELECTRICAL CHARACTERISTICS

### DC Characteristics

( $V_{SS} = V_5 = 0$  V,  $V_{DD} = +2.5$  to  $+5.5$  V,  $V_0 = +10.0$  to  $+42.0$  V,  $TOPR = -20$  to  $+85$  °C)

PARAMETER	SYMBOL	CONDITIONS	APPLICABLE PINS	MIN.	TYP.	MAX.	UNIT	NOTE
Input "Low" voltage	$V_{IL}$		Dl1-Dl0, XCK, LP, SHL, FR,			0.3 $V_{DD}$	V	
Input "High" voltage	$V_{IH}$		MD, EIO <sub>1</sub> , EIO <sub>2</sub> , <del>DISPOFF</del>	0.7 $V_{DD}$			V	
Output "Low" voltage	$V_{OL}$	$I_{OL} = +0.4$ mA	EIO <sub>1</sub> , EIO <sub>2</sub>			+0.4	V	
Output "High" voltage	$V_{OH}$	$I_{OH} = -0.4$ mA		$V_{DD} - 0.4$			V	
Input leakage current	$I_{LI}$	$V_{SS} \leq V_I \leq V_{DD}$	All input pins			±10.0	µA	
I/O leakage current	$I_{LI/O}$	$V_{SS} \leq V_I \leq V_{DD}$	EIO <sub>1</sub> , EIO <sub>2</sub>			±10.0	µA	
Output resistance	$R_{ON}$	$\left  \Delta V_{ON} \right  = 0.5$ V	Y <sub>1</sub> -Y <sub>240</sub>			1.0	1.5	kΩ
						1.5	2.0	
						2.0	2.5	
Standby current	$I_{STB}$		$V_{SS}$			75.0	µA	1
Supply current (1) (Non-selection)	$I_{DD1}$		$V_{DD}$			2.4	mA	2
Supply current (2) (Selection)	$I_{DD2}$		$V_{DD}$			14.4	mA	3
Supply current (3)	$I_o$		$V_{OL}, V_{OR}$			2.0	mA	4

#### NOTES :

1.  $V_{DD} = +5.0$  V,  $V_0 = +40.0$  V,  $V_{IH} = V_{DD}$ ,  $V_{IL} = V_{SS}$ .
2.  $V_{DD} = +5.0$  V,  $V_0 = +40.0$  V,  $f_{XCK} = 25$  MHz, no-load,  
 $EI = V_{DD}$ .  
 The input data is turned over by data taking clock (8-bit parallel input mode).
3.  $V_{DD} = +5.0$  V,  $V_0 = +40.0$  V,  $f_{XCK} = 25$  MHz, no-load,  
 $EI = V_{SS}$ .  
 The input data is turned over by data taking clock (8-bit parallel input mode).

4.  $V_{DD} = +5.0$  V,  $V_0 = +40.0$  V,  $f_{XCK} = 25$  MHz,  
 $f_{LP} = 38.4$  kHz,  $f_{FR} = 80$  Hz, no-load.  
 The input data is turned over by data taking clock (8-bit parallel input mode).

**AC Characteristics**

(Mode 1)

(V<sub>SS</sub> = V<sub>5</sub> = 0 V, V<sub>DD</sub> = +5.0±0.5 V, V<sub>O</sub> = +10.0 to +42.0 V, TOPR = -20 to +85 °C,  
the figure in parenthesis applies when TOPR1 = -20 to +60 °C)

PARAMETER	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNIT	NOTE
Shift clock period	twCK	t <sub>R</sub> , t <sub>F</sub> ≤ 7 (5) ns	40 (36)			ns	1
Shift clock "H" pulse width	twCKH		12			ns	
Shift clock "L" pulse width	twCKL		14			ns	
Data setup time	t <sub>DS</sub>		5			ns	
Data hold time	t <sub>DH</sub>		15			ns	
Latch pulse "H" pulse width	t <sub>WLPH</sub>		15			ns	
Shift clock rise to latch pulse rise time	t <sub>LD</sub>		5			ns	
Shift clock fall to latch pulse fall time	t <sub>SL</sub>		25			ns	
Latch pulse rise to shift clock rise time	t <sub>LS</sub>		25			ns	
Latch pulse fall to shift clock fall time	t <sub>LH</sub>		25			ns	
Enable setup time	t <sub>S</sub>		5 (4)			ns	
Input signal rise time	t <sub>R</sub>				50	ns	2
Input signal fall time	t <sub>F</sub>				50	ns	2
Output delay time (1)	t <sub>D</sub>	CL = 15 pF			28 (27)	ns	
Output delay time (2)	t <sub>PD1</sub>	CL = 15 pF			1.2	μs	
Output delay time (3)	t <sub>PD2</sub>	CL = 15 pF			1.2	μs	

**NOTES :**

1. Takes the cascade connection into consideration.
2. (twCK – twCKH – twCKL)/2 is maximum in the case of high speed operation.

(Mode 2)

(V<sub>SS</sub> = V<sub>5</sub> = 0 V, V<sub>DD</sub> = +3.0 to +4.5 V, V<sub>O</sub> = +10.0 to +42.0 V, TOPR = -20 to +85 °C,  
the figure in parenthesis applies when TOPR1 = -20 to +60 °C)

PARAMETER	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNIT	NOTE
Shift clock period	twCK	t <sub>R</sub> , t <sub>F</sub> ≤ 10 ns	66 (60)			ns	1
Shift clock "H" pulse width	twCKH		23 (20)			ns	
Shift clock "L" pulse width	twCKL		23 (20)			ns	
Data setup time	t <sub>DS</sub>		10			ns	
Data hold time	t <sub>DH</sub>		25 (20)			ns	
Latch pulse "H" pulse width	t <sub>WLPH</sub>		30			ns	
Shift clock rise to latch pulse rise time	t <sub>LD</sub>		10			ns	
Shift clock fall to latch pulse fall time	t <sub>SL</sub>		30			ns	
Latch pulse rise to shift clock rise time	t <sub>LS</sub>		30			ns	
Latch pulse fall to shift clock fall time	t <sub>LH</sub>		30			ns	
Enable setup time	t <sub>S</sub>		12 (10)			ns	
Input signal rise time	t <sub>R</sub>				50	ns	2
Input signal fall time	t <sub>F</sub>				50	ns	2
Output delay time (1)	t <sub>D</sub>	CL = 15 pF			44 (40)	ns	
Output delay time (2)	t <sub>PD1</sub>	CL = 15 pF			1.2	μs	
Output delay time (3)	t <sub>PD2</sub>	CL = 15 pF			1.2	μs	

**NOTES :**

1. Takes the cascade connection into consideration.
2. (twCK – twCKH – twCKL)/2 is maximum in the case of high speed operation.

(Mode 3) (V<sub>SS</sub> = V<sub>5</sub> = 0 V, V<sub>DD</sub> = +2.5 to +3.0 V, V<sub>O</sub> = +10.0 to +42.0 V, TOPR = -20 to +85 °C)

PARAMETER	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNIT	NOTE
Shift clock period	twCK	t <sub>R</sub> , t <sub>F</sub> ≤ 10 ns	82			ns	1
Shift clock "H" pulse width	twCKH		28			ns	
Shift clock "L" pulse width	twCKL		28			ns	
Data setup time	t <sub>DS</sub>		10			ns	
Data hold time	t <sub>DH</sub>		30			ns	
Latch pulse "H" pulse width	twLPH		30			ns	
Shift clock rise to latch pulse rise time	t <sub>LD</sub>		10			ns	
Shift clock fall to latch pulse fall time	t <sub>SL</sub>		30			ns	
Latch pulse rise to shift clock rise time	t <sub>LS</sub>		30			ns	
Latch pulse fall to shift clock fall time	t <sub>LH</sub>		30			ns	
Enable setup time	t <sub>S</sub>		15			ns	
Input signal rise time	t <sub>R</sub>			50	ns	2	
Input signal fall time	t <sub>F</sub>			50	ns	2	
Output delay time (1)	t <sub>D</sub>	C <sub>L</sub> = 15 pF			57	ns	
Output delay time (2)	t <sub>PD1</sub>	C <sub>L</sub> = 15 pF			1.2	μs	
Output delay time (3)	t <sub>PD2</sub>	C <sub>L</sub> = 15 pF			1.2	μs	

**NOTES :**

1. Takes the cascade connection into consideration.
2. (twCK – twCKH – twCKL)/2 is maximum in the case of high speed operation.

## Timing Chart




Fig. 4 Timing Characteristics (1)




Fig. 5 Timing Characteristics (2)





Fig. 6 Timing Characteristics (3)

## SYSTEM CONFIGURATION EXAMPLE



## PACKAGE

(Unit : mm)

**LH1548F**

Technical drawing of the LH1548F chip showing bond pads, lead frames, and assembly details. The drawing includes various center points (Device center, Film center, Sprocket center, Chip center) and dimensions for leads, bond pads, and resin areas. A legend on the right lists tape material properties.

**Pinout Legend:**

- VOL
- VOL
- V2L
- V3L
- V5L
- NC
- VDD
- NC
- EIO2
- D10
- D11
- D12
- D13
- D14
- D15
- D16
- D17
- XCK
- DISPOFF
- LP
- EIO1
- FR
- SHL
- NC
- NC
- VSS
- V5R
- V3R
- V2R
- V0R
- V0R

**● Tape Material**

Substrate	UPILEX S75
Adhesive	#7100
Cu foil [thickness]	SLP 18 $\mu\text{m}$
Solder resist	Epoxy resin

**● Tape Specification**

Tape width	35 mm
Tape type	Wide
Perforation pitch	2 pitches

- Tape Material

Substrate	UPILEX S75
Adhesive	#7100
Cu foil [thickness]	SLP 18 $\mu\text{m}$
Solder resist	Epoxy resin

- Tape Specification

Tape width	35 mm
Tape type	Wide
Perforation pitch	2 pitches

UPILEX is a trademark of UBE INDUSTRIES, LTD..