

Silicon NPN Power Transistors

2SC1785

DESCRIPTION

- With TO-3 package
- High power dissipation

APPLICATIONS

- Power amplifier applications
- Power switching applications

PINNING(see Fig.2)

PIN	DESCRIPTION
1	Base
2	Emitter
3	Collector




Fig.1 simplified outline (TO-3) and symbol

Absolute maximum ratings($T_a = \square$)

SYMBOL	PARAMETER	CONDITIONS	VALUE	UNIT
V_{CBO}	Collector-base voltage	Open emitter	200	V
V_{CEO}	Collector-emitter voltage	Open base	200	V
V_{EBO}	Emitter-base voltage	Open collector	6	V
I_C	Collector current		15	A
I_B	Base current		4	A
P_C	Collector power dissipation	$T_C = 25 \square$	100	W
T_j	Junction temperature		150	$\square$
T_{stg}	Storage temperature		-55~150	$\square$


Silicon NPN Power Transistors**2SC1785****CHARACTERISTICS****T_j=25°C unless otherwise specified**

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP.	MAX	UNIT
V _{(BR)CEO}	Collector-emitter breakdown voltage	I _C =50mA ; I _B =0	200			V
V _{(BR)EBO}	Emitter-base breakdown voltage	I _E =1mA ; I _C =0	6			V
V _{CEsat}	Collector-emitter saturation voltage	I _C =10A; I _B =1A			2.0	V
V _{BEsat}	Base-emitter saturation voltage	I _C =10A; I _B =1A			2.5	V
I _{CBO}	Collector cut-off current	V _{CB} =200V; I _E =0			100	μA
I _{EBO}	Emitter cut-off current	V _{EB} =6V; I _C =0			100	μA
h _{FE}	DC current gain	I _C =5A ; V _{CE} =4V	20			

Silicon NPN Power Transistors

2SC1785

PACKAGE OUTLINE

Fig.2 outline dimensions (unindicated tolerance: $\pm 0.1\text{mm}$)