ICS9DB306

PCI EXPRESS,
JITTER ATTENUATOR

GENERAL DESCRIPTION




The ICS9DB306 is a high performance 1-to-6 Differential-to LVPECL Jitter Attenuator designed for use in PCI Express™ systems. In some PCI Express™ systems, such as those found in desktop PCs, the PCI Express™ clocks are generated from a low bandwidth, high phase noise PLL frequency

synthesizer. In these systems, a zero delay buffer may be required to attenuate high frequency random and deterministic jitter components from the PLL synthesizer and from the system board. The ICS9DB306 has 2 PLL bandwidth modes. In low bandwidth mode, the PLL loop BW is about 500kHz and this setting will attenuate much of the jitter from the reference clock input while being high enough to pass a triangular input spread spectrum profile. There is also a high bandwidth mode which sets the PLL bandwidth at 1MHz which will pass more spread spectrum modulation.

For serdes which have x30 reference multipliers instead of x25 multipliers, 5 of the 6 PCI Express™ outputs (PCIEX1:5) can be set for 125MHz instead of 100MHz by configuring the appropriate frequency select pins (FS0:1). Output PCIEX0 will always run at the reference clock frequency (usually 100MHz) in desktop PC PCI Express™ Applications.

Features

- · Six differential LVPECL output pairs
- 1 differential clock input
- CLK and nCLK supports the following input types: LVPECL, LVDS, LVHSTL, SSTL, HCSL
- · Maximum output frequency: 140MHz
- Output skew: 135ps (maximum)
- Cycle-to-Cycle jitter: 25ps (maximum)
- RMS phase jitter @ 100MHz, (1.5MHz 22MHz): 3ps (typical)
- 3.3V operating supply
- 0°C to 70°C ambient operating temperature
- · Lead-Free package fully RoHS compliant
- Industrial temperature information available upon request



PIN ASSIGNMENT

V _{EE} 1 PCIEXT1 2 PCIEXC1 3 PCIEXT2 4	28
PCIEXC2 ☐ 5 Vcc ☐ 6 nOE0 ☐ 7 nOE1 ☐ 8	24 nCLK 23 CLK 22 PLL_BW 21 VCCA
Vcc	20 VEE 19 BYPASS 18 FS1
PCIEXT3 11 PCIEXC4 12 PCIEXT4 13 VEE 14	17 PCIEXT5 16 PCIEXC5 15 Vcc

ICS9DB306

28-Lead TSSOP, 173-MIL 4.4mm x 9.7mm x 0.92mm body package L Package Top View

ICS9DB306

28-Lead, 209-MIL SSOP 5.3mm x 10.2mm x 1.75mm body package F Package Top View

TABLE 1. PIN DESCRIPTIONS

Number	Name	Ty	/ре	Description
1, 14, 20	V _{EE}	Power		Negative supply pins.
2, 3	PCIEXT1, PCIEXC1	Output		Differential output pairs. LVPECL interface levels.
4, 5	PCIEXT2, PCIEXC2	Output		Differential output pairs. LVPECL interface levels.
6, 9, 15, 28	V _{cc}	Power		Core supply pins.
7, 8	nOE0, nOE1	Input	Pulldown	Output enable. When HIGH, forces true outputs (PCIEXTx) to go LOW and the inverted outputs (PCIEXCx) to go HIGH. When LOW, outputs are enabled. LVCMOS/LVTTL interface levels.
10, 11	PCIEXC3, PCIEXT3	Output		Differential output pairs. LVPECL interface levels.
12, 13	PCIEXC4, PCIEXT4	Output		Differential output pairs. LVPECL interface levels.
16, 17	PCIEXC5, PCIEXT5	Output		Differential output pairs. LVPECL interface levels.
18	FS1		Pulldown	Frequency select pin. LVCMOS/LVTTL interface levels.
19	BYPASS	Input	Pulldown	Bypass select pin. When HIGH, the PLL is in bypass mode, and the device can function as a 1:6 buffer. LVCMOS/LVTTL interface levels.
21	V _{CCA}	Power		Analog supply pin. Requires 24Ω series resistor.
22	PLL_BW	Input	Pullup	Selects PLL Bandwidth input. LVCMOS/LVTTL interface levels.
23	CLK	Input	Pulldown	Non-inverting differential clock input.
24	nCLK	Input	Pullup/ Pulldown	Inverting differential clock input. V _{cc} /2 default when left floating.
25	FS0	Input	Pullup	Frequency select pin. LVCMOS/LVTTL interface levels.
26, 27	PCIEXT0, PCIEXC0	Output		Differential output pairs. LVPECL interface levels.

NOTE: Pullup and Pulldown refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.

Table 2. Pin Characteristics

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
C _{IN}	Input Capacitance			4		pF
R _{PULLUP}	Input Pullup Resistor			51		ΚΩ
R _{PULLDOWN}	Input Pulldown Resistor			51		ΚΩ

TABLE 3A. RATIO OF OUTPUT FREQUENCY TO INPUT FREQUENCY FUNCTION TABLE. FS0

Inputs	Outputs					
FS0	PCIEX0 PCIEX1 PCIEX2					
0	1	5/4	5/4			
1	1	1	1			

TABLE 3C. OUTPUT ENABLE FUNCTION TABLE, nOE0

Inputs	Outputs
nOE0	PCIEX0:2
0	Enabled
1	Disabled

TABLE 3D. OUTPUT ENABLE FUNCTION TABLE, nOE1

Inputs	Outputs
nOE1	PCIEX3:5
0	Enabled
1	Disabled

TABLE 3B. RATIO OF OUTPUT FREQUENCY TO INPUT FREQUENCY FUNCTION TABLE, FS1

Inputs	Outputs					
FS1	PCIEX3 PCIEX4 PCIEX5					
0	1	1	1			
1	5/4	5/4	5/4			

TABLE 3E. PLL BANDWIDTH FUNCTION TABLE

Inputs	Don duridth		
PLL_BW	Bandwidth		
0	500kHz		
1	1MHz		

TABLE 3F. PLL MODE FUNCTION TABLE

Inputs	DLI Mada		
BYPASS	PLL Mode		
1	Disabled		
0	Enabled		

ICS9DB306 PCI EXPRESS, JITTER ATTENUATOR

ABSOLUTE MAXIMUM RATINGS

Supply Voltage, V_{CC} 4.6V

Inputs, V_1 -0.5V to V_{CC} + 0.5V

Outputs, I_{\odot}

Continuous Current 50mA Surge Current 100mA

Package Thermal Impedance, θ_{JA} 49.8°C/W (0 lfpm)

Storage Temperature, T_{STG} -65°C to 150°C

NOTE: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics* or *AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Table 4A. Power Supply DC Characteristics, $V_{CC} = 3.3V \pm 5\%$, TA = 0°C to 70°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V _{cc}	Core Supply Voltage		3.135	3.3	3.465	V
V _{CCA}	Analog Supply Voltage		3.135	3.3	3.465	V
I _{cc}	Power Supply Current				135	mA
I _{CCA}	Analog Supply Current				25	mA

Table 4B. LVCMOS / LVTTL DC Characteristics, $V_{\rm CC}$ = 3.3V±5%, Ta = 0°C to 70°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
V _{IH}	Input High Voltage			2		V _{cc} + 0.3	mV
V _{IL}	Input Low Voltage			-0.3		0.8	mV
I _{IH}	Input High Current	nOE0, nOE1, FS1, BYPASS	$V_{CC} = V_{IN} = 3.465V$			150	μΑ
"		FS0, PLL_BW				5	μΑ
I	Input Low Current	nOE0, nOE1, FS1, BYPASS	$V_{CC} = 3.465V, V_{IN} = 0V$	-5			μΑ
IL.		FS0, PLL_BW		-150			μΑ

Table 4C. Differential DC Characteristics, $V_{CC} = 3.3V \pm 5\%$, TA = 0°C to 70°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
I _{IH}	Input High Current	CLK, nCLK	$V_{CC} = V_{IN} = 3.465V$			150	μΑ
I	Input Low Current CLK, nCLK		$V_{CC} = 3.465V, V_{IN} = 0V$			150	μΑ
V _{PP}	Peak-to-Peak Input Voltage			0.15		1.3	V
V _{CMR}	Common Mode Inpu	t Voltage; NOTE 1, 2		V _{EE} + 0.5		V _{cc} - 0.85	V

NOTE 1: Common mode voltage is defined as V_{IH}.

NOTE 2: For single ended applications, the maximum input voltage for CLK, nCLK is V_{cc} + 0.3V.

Table 4D. LVPECL DC Characteristics, $V_{CC} = 3.3V \pm 5\%$, Ta = 0°C to 70°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V _{OH}	Output High Voltage; NOTE 1		V _{cc} - 1.4		V _{cc} - 0.9	V
V _{OL}	Output Low Voltage; NOTE 1		V _{cc} - 2.0		V _{cc} - 1.7	V
V _{SWING}	Peak-to-Peak Output Voltage Swing		0.6		1.0	V

NOTE 1: Outputs terminated with 50 Ω to V_{cc} - 2V.

Table 5. AC Characteristics, $V_{CC} = 3.3V \pm 5\%$, Ta = 0°C to 70°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
f _{MAX}	Output Frequency				140	MHz
tsk(o)	Output Skew; NOTE 1, 2			55	135	ps
tjit(cc)	Cycle-to-Cycle Jitter, NOTE 2				25	ps
tjit(Ø)	RMS Phase Jitter (Random); NOTE 3	Integration Range: 1.5MHz - 22MHz		3		ps
t _R / t _F	Output Rise/Fall Time	20% to 80%	200		700	ps
odc	Output Duty Cycle		48		52	%


NOTE 1: Defined as skew between outputs at the same supply voltage and with equal load conditions.

Measured at the output differential cross points.

NOTE 2: This parameter is defined in accordance with JEDEC Standard 65.

NOTE 3: Please refer to the Phase Noise Plot following this section.

Typical Phase Noise at 100MHz





The illustrated phase noise plot was taken using a low phase noise signal generator, the noise floor of the signal generator is less than that of the device under test.

Using this configuration allows one to see the true spectral purity or phase noise performance of the PLL in the device under

test. Due to the tracking ability of a PLL, it will track the input signal up to its loop bandwidth. Therefore, if the input phase noise is greater than that of the VCO, it will increase the output phase noise performance of the device. It is recommended that the phase noise performance of the input is verified in order to achieve the above phase noise performance.


PARAMETER MEASUREMENT INFORMATION






3.3V OUTPUT LOAD AC TEST CIRCUIT


DIFFERENTIAL INPUT LEVEL






OUTPUT SKEW

CYCLE-TO-CYCLE JITTER





OUTPUT RISE/FALL TIME

OUTPUT DUTY CYCLE/PULSE WIDTH PERIOD

APPLICATION INFORMATION

Power Supply Filtering Techniques

As in any high speed analog circuitry, the power supply pins are vulnerable to random noise. The ICS9DB306 provides separate power supplies to isolate any high switching noise from the outputs to the internal PLL. $V_{\rm CC}$ and $V_{\rm CCA}$ should be individually connected to the power supply plane through vias, and bypass capacitors should be used for each pin. To achieve optimum jitter performance, power supply isolation is required. Figure 1 illustrates how a 24Ω resistor along with a $10\mu F$ and a $.01\mu F$ bypass capacitor should be connected to each $V_{\rm CCA}$ pin.





FIGURE 1. POWER SUPPLY FILTERING

WIRING THE DIFFERENTIAL INPUT TO ACCEPT SINGLE ENDED LEVELS

Figure 2 shows how the differential input can be wired to accept single ended levels. The reference voltage $V_REF = V_{CC}/2$ is generated by the bias resistors R1, R2 and C1. This bias circuit should be located as close as possible to the input pin. The ratio

of R1 and R2 might need to be adjusted to position the V_REF in the center of the input voltage swing. For example, if the input clock swing is only 2.5V and $V_{\rm CC}$ = 3.3V, V_REF should be 1.25V and R2/R1 = 0.609.



TERMINATION FOR LVPECL OUTPUTS

The clock layout topology shown below is a typical termination for LVPECL outputs. The two different layouts mentioned are recommended only as guidelines.

FOUT and nFOUT are low impedance follower outputs that generate ECL/LVPECL compatible outputs. Therefore, terminating resistors (DC current path to ground) or current sources must be used for functionality. These outputs are designed to drive

 50Ω transmission lines. Matched impedance techniques should be used to maximize operating frequency and minimize signal distortion. *Figures 3A and 3B* show two different layouts which are recommended only as guidelines. Other suitable clock layouts may exist and it would be recommended that the board designers simulate to guarantee compatibility across all printed circuit and clock component process variations.




FIGURE 3A. LVPECL OUTPUT TERMINATION




FIGURE 3B. LVPECL OUTPUT TERMINATION

ICS9DB306 PCI EXPRESS, JITTER ATTENUATOR

DIFFERENTIAL CLOCK INPUT INTERFACE

The CLK /nCLK accepts LVDS, LVPECL, LVHSTL, SSTL, HCSL and other differential signals. Both $V_{\scriptscriptstyle SWING}$ and $V_{\scriptscriptstyle OH}$ must meet the $V_{\scriptscriptstyle PP}$ and $V_{\scriptscriptstyle CMR}$ input requirements. Figures 4A to 4D show interface examples for the HiPerClockS CLK/nCLK input driven by the most common driver types. The input interfaces suggested

here are examples only. Please consult with the vendor of the driver component to confirm the driver termination requirements. For example in *Figure 4A*, the input termination applies for ICS HiPerClockS LVHSTL drivers. If you are using an LVHSTL driver from another vendor, use their termination recommendation.




FIGURE 4A. HIPERCLOCKS CLK/nCLK INPUT DRIVEN BY ICS HIPERCLOCKS LVHSTL DRIVER




FIGURE 4B. HIPERCLOCKS CLK/nCLK INPUT DRIVEN BY 3.3V LVPECL DRIVER




FIGURE 4C. HIPERCLOCKS CLK/nCLK INPUT DRIVEN BY 3.3V LVPECL DRIVER




FIGURE 4D. HIPERCLOCKS CLK/nCLK INPUT DRIVEN BY 3.3V LVDS DRIVER

ICS9DB306 PCI EXPRESS, JITTER ATTENUATOR

SCHEMATIC EXAMPLE

Figure 5 shows an example of ICS9DB306 application schematic. In this example, the device is operated at $V_{\rm cc}$ = 3.3V. The decoupling capacitor should be located as close as possible to the power pin. The input is driven by a HCSL driver. For

LVPECL output drivers, one of terminations approaches is shown in this schematic. For additional termination approaches, please refer to the LVPECL Termination Application Note.




FIGURE 5. EXAMPLE OF ICS9DB306 SCHEMATIC

Power Considerations

This section provides information on power dissipation and junction temperature for the ICS9DB306. Equations and example calculations are also provided.

1. Power Dissipation.

The total power dissipation for the ICS9DB306 is the sum of the core power plus the power dissipated in the load(s). The following is the power dissipation for $V_{CC} = 3.3V + 5\% = 3.465V$, which gives worst case results.

NOTE: Please refer to Section 3 for details on calculating power dissipated in the load.

- Power (core)_{MAX} = V_{CC MAX} * I_{EE MAX} = 3.465V * 135mA = 467.8mW
- Power (outputs)_{MAX} = 30mW/Loaded Output pair
 If all outputs are loaded, the total power is 6 * 30mW = 180mW

Total Power MAX (3.465V, with all outputs switching) = 467.8mW + 180mW = 647.8mW

2. Junction Temperature.

Junction temperature, Tj, is the temperature at the junction of the bond wire and bond pad and directly affects the reliability of the device. The maximum recommended junction temperature for HiPerClockS TM devices is 125 $^{\circ}$ C.

The equation for Tj is as follows: Tj = θ_{IA} * Pd_total + T_A

Tj = Junction Temperature

 θ_{JA} = Junction-to-Ambient Thermal Resistance

Pd_total = Total Device Power Dissipation (example calculation is in section 1 above)

 $T_A = Ambient Temperature$

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance $\theta_{\rm JA}$ must be used. Assuming a moderate air flow of 200 linear feet per minute and a multi-layer board, the appropriate value is 43.9° C/W per Table 6 below.

Therefore, Tj for an ambient temperature of 70°C with all outputs switching is:

 $70^{\circ}\text{C} + 0.648\text{W} * 43.9^{\circ}\text{C/W} = 98.4^{\circ}\text{C}$. This is well below the limit of 125°C.

This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow, and the type of board (single layer or multi-layer).

Table 6. Thermal Resistance θ_{JA} for 28-pin TSSOP, Forced Convection

			
	0	200	500
Single-Layer PCB, JEDEC Standard Test Boards	82.9°C/W	68.7°C/W	60.5°C/W
Multi-Layer PCB, JEDEC Standard Test Boards	49.8°C/W	43.9°C/W	41.2°C/W


NOTE: Most modern PCB designs use multi-layered boards. The data in the second row pertains to most designs.

θ_{ιλ} by Velocity (Linear Feet per Minute)

3. Calculations and Equations.

The purpose of this section is to derive the power dissipated into the load.

LVPECL output driver circuit and termination are shown in Figure 5.



To calculate worst case power dissipation into the load, use the following equations which assume a 50Ω load, and a termination voltage of V $_{_{\rm CCO}}$ - 2V.

• For logic high,
$$V_{OUT} = V_{OH_MAX} = V_{CCO_MAX} - 0.9V$$

$$(V_{CCO_MAX} - V_{OH_MAX}) = 0.9V$$

• For logic low,
$$V_{OUT} = V_{OL_MAX} = V_{CCO_MAX} - 1.7V$$

For logic low,
$$V_{OUT} = V_{OL_MAX} = V_{CCO_MAX} - 1.7V$$

$$(V_{CCO_MAX} - V_{OL_MAX}) = 1.7V$$

Pd H is power dissipation when the output drives high. Pd L is the power dissipation when the output drives low.

$$Pd_H = [(V_{OH_MAX} - (V_{CCO_MAX} - 2V))/R_{_{L}}] * (V_{CCO_MAX} - V_{OH_MAX}) = [(2V - (V_{CCO_MAX} - V_{OH_MAX}))/R_{_{L}}] * (V_{CCO_MAX} - V_{OH_MAX}) = [(2V - 0.9V)/50\Omega] * 0.9V = 19.8mW$$

$$Pd_{L} = [(V_{OL_MAX} - (V_{CCO_MAX} - 2V))/R_{L}] * (V_{CCO_MAX} - V_{OL_MAX}) = [(2V - (V_{CCO_MAX} - V_{OL_MAX}))/R_{L}] * (V_{CCO_MAX} - V_{OL_MAX}) = [(2V - 1.7V)/50\Omega] * 1.7V = 10.2mW$$

Total Power Dissipation per output pair = Pd_H + Pd_L = 30mW

RELIABILITY INFORMATION

Table 7A. $\theta_{\text{JA}} \text{vs. Air Flow Table For 28 Lead TSSOP Package}$

θ_{1A} by Velocity (Linear Feet per Minute)

 O
 200
 500

 Single-Layer PCB, JEDEC Standard Test Boards
 82.9°C/W
 68.7°C/W
 60.5°C/W

 Multi-Layer PCB, JEDEC Standard Test Boards
 49.8°C/W
 43.9°C/W
 41.2°C/W

NOTE: Most modern PCB designs use multi-layered boards. The data in the second row pertains to most designs.

Table 7B. $\theta_{\text{JA}} \text{vs. Air Flow Table For 28 Lead SSOP Package}$

θ_{IA} by Velocity (Linear Feet per Minute)

0200500Multi-Layer PCB, JEDEC Standard Test Boards49°C/W36°C/W30°C/W

TRANSISTOR COUNT

The transistor count for ICS9DB306 is: 2190

ICS9DB306 PCI EXPRESS,

JITTER ATTENUATOR

PACKAGE OUTLINE - L SUFFIX FOR 28 LEAD TSSOP

PACKAGE OUTLINE - F SUFFIX FOR 28 LEAD SSOP




TABLE 8A. PACKAGE DIMENSIONS

SYMBOL	Millimeters		
STWBOL	Minimum	Maximum	
N	2	8	
Α		1.20	
A1	0.05	0.15	
A2	0.80	1.05	
b	0.19	0.30	
С	0.09	0.20	
D	9.60	9.80	
Е	6.40 BASIC		
E1	4.30	4.50	
е	0.65 BASIC		
L	0.45	0.75	
α	0°	8°	
aaa	0.10		

Reference Document: JEDEC Publication 95, MO-153

TABLE 8B. PACKAGE DIMENSIONS

OVMPOL	Millimeters		
SYMBOL	Minimum	Maximum	
N	28		
А		2.00	
A1	0.05		
A2	1.65	1.85	
b	0.22	0.38	
С	0.09	0.25	
D	9.90	10.50	
E	7.40	8.20	
E1	5.00	5.60	
е	0.65 BASIC		
L	0.55	0.95	
α	0° 8°		

Reference Document: JEDEC Publication 95, MO-150

TABLE 9. ORDERING INFORMATION

Part/Order Number	Marking	Package	Count	Temperature
ICS9DB306BL	ICS9DB306BL	28 Lead TSSOP	48 per Tube	0°C to 70°C
ICS9DB306BLT	ICS9DB306BL	28 Lead TSSOP on Tape and Reel	1000	0°C to 70°C
ICS9DB306BLLF	ICS9DB306BLLF	28 Lead "Lead-Free" TSSOP	48 per Tube	0°C to 70°C
ICS9DB306BLLFT	ICS9DB306BLLF	28 Lead "Lead-Free" TSSOP on Tape and Reel	1000	0°C to 70°C
ICS9DB306BF	ICS9DB306BF	28 Lead SSOP	46 per Tube	0°C to 70°C
ICS9DB306BFT	ICS9DB306BF	28 Lead SSOP on Tape and Reel	1000	0°C to 70°C

NOTE: Parts that are ordered with an "LF" suffix to the part number are the Pb-Free configuration and are RoHS compliant.

The aforementioned trademark, HiPerClockS™ is a trademark of Integrated Circuit Systems, Inc. or its subsidiaries in the United States and/or other countries.

While the information presented herein has been checked for both accuracy and reliability, Integrated Circuit Systems, Incorporated (ICS) assumes no responsibility for either its use or for infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial applications. Any other applications such as those requiring extended temperature range, high reliability, or other extraordinary environmental requirements are not recommended without additional processing by ICS. ICS reserves the right to change any circuitry or specifications without notice. ICS does not authorize or warrant any ICS product for use in life support devices or critical medical instruments.



REVISION HISTORY SHEET				
Rev	Table	Page	Description of Change	Date
Α	3F	2	Added PLL Mode Function Table.	4/7/05