Am25LS2519

Quad Register with Two Independently Controlled Three-State Outputs

DISTINCTIVE CHARACTERISTICS

- · Two sets of fully buffered three-state outputs
- Four D-type flip-flops
- Polarity control on W outputs
- Buffered common clock enable

- · Buffered common asynchronous clear
- Separate buffered common output enable for each set of outputs


GENERAL DESCRIPTION

The Am25LS2519 consists of four D-type flip-flops with a buffered common clock enable. Information meeting the set-up and hold time requirements on the D inputs is transferred to the flip-flop outputs on the LOW-to-HIGH transition of the clock. Data on the Q outputs of the flip-flops is enabled at the three-state outputs when the output control (\overline{OE}) input is LOW. When the appropriate \overline{OE} input is HIGH, the outputs are in the high impedance state. Two independent sets of outputs – W and Y – are provided such

that the register can simultaneously and independently drive two buses. One set of outputs contains a polarity control such that the outputs can either be inverting or non-inverting.

The device also features an active LOW asynchronous clear. When the clear input is LOW, the Q output of the internal flip-flops are forced LOW independent of the other inputs. The Am25LS2519 is packaged in a space saving (0.3-inch row spacing) 20-pin package.

BLOCK DIAGRAM




RELATED PRODUCTS

Part No.	Description
Am25S18, Am2918	Quad D Register
Am25LS2518	Quad D Register

03660B

Refer to Page 13-1 for Essential Information on Military Devices

9-95



03660B

PIN DESCRIPTION

Pin No.	Name	1/0	Description
	Di	- 1	Any of the four D flip-flop data lines.
17	Ē	1	Clock Enable. When LOW, the data is entered into the register on the next clock LOW-to-HIGH transition. When HIGH, the data in the register remains unchanged, regardless of the data in.
9	CP	1	Clock Pulse. Data is entered into the register on the LOW-to-HIGH transition.
7, 8	OE-W, OE-Y	0	Output Enable. When $\overline{\text{OE}}$ is LOW, the register is enable to the output. When HIGH, the output is in the high-impedance state. The $\overline{\text{OE-W}}$ controls the W set of outputs, and $\overline{\text{OE-Y}}$ controls the Y set.
	Yi	0	Any of the four non-inverting three-state output lines.
	Wi	0	Any of the four three-state outputs with polarity control.
18	POL	0	Polarity Control. The W _i outputs will be non-inverting when POL is LOW, and when it is HIGH, the outputs are inverting.
19	CLR	1	Asynchronous Clear, When CLR is LOW, the internal Q flip-flops are reset to LOW.


FUNCTION TABLE

FUNCTION		INPUTS						INTERNAL	OUTPUTS		
	СР	Di	Ē	CLR	POL	OE-W	OE-Y	q	Wi	Yį	
Output Three-State Control	X X X	X X X	X X X	X X X	X X X	HLHL	L H L	NC NC NC NC	Z Enabled Z Enabled	Enabled Z Z Z Enabled	
W _i Polarity	×	×	×	×	L H	L	L	NC NC	Non-Inverting Inverting	Non-Inverting Non-Inverting	
Asynchronous Clear	X	×	×	L L	L H	L	L L	L L	L H	L L	
Clock Enabled	† † † † † † † † † † † † † † † † † † † †	X L H	H L L	н н н	X L H L	X L L	X L L	NC L H H	NC L H H	NC L H H	

L = LOW H = HIGH Z = High-Impedance

X = Don't Care NC = No Change ↑ = LOW to HIGH Transition

APPLICATION



Convenient Register Content Monitor or Test Point

Refer to Page 13-1 for Essential Information on Military Devices

ABSOLUTE MAXIMUM RATINGS

Storage Temperature65°C to +150°C
Ambient Temperature Under Bias55°C to +125°C
Supply Voltage to Ground Potential
Continuous
DC Voltage Applied to Outputs For
High Output State0.5V to +V _{CC} max
DC Input Voltage0.5V to +7.0V
DC Output Current, Into Outputs 30mA
DC Input Current30mA to +5.0mA

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

OPERATING RANGES

Commercial (C) Devices	
Temperature	
Supply Voltage	+ 4.75V to + 5.25V
Military (M) Devices	
Temperature	55°C to +125°C
Supply Voltage	+ 4.5V to +5.5V
Operating ranges define those limits	over which the function-
ality of the device is guaranteed.	

DC CHARACTERISTICS over operating range unless otherwise specified

Parameters	Description	Test Conditions (Note 2)		Min	Typ (Note 1)	Max	Units	
		V _{CC} = MIN MIL, I _{OH} = -1.0mA		= - 1.0mA	2.4	3.4		
V _{OH}	Output HIGH Voltage	VIN = VIH OF VIL	COM'L, Id	COM'L, IOH = -2.6mA		3.4		Volts
			I _{OL} = 4.0	mA		1	0.4	Volts
VOL	Output LOW Voltage	V _{CC} = MIN	IOL = 8.0	mA			0.45	
VOL	Culput ECVI Vollage	V _{IN} = V _{IH} or V _{IL}	I _{OL} = 12r	nA			0.5	
ViH	Input HIGH Level	Guaranteed input logical HIGH voltage for all inputs		2.0			Volts	
		Commenced install Logical LOGIC MIL		MIL			0.7	Volts
ViL	Input LOW Level		Voltage for all inputs.				0.8	
Vi	Input Clamp Voltage	V _{CC} = MIN, I _{IN} = -18mA					- 1.5	Volts
lil.	Input LOW Current	VCC = MAX, VIN =	0.4V				-0.36	mA
лн Пн	Input HIGH Current	V _{CC} = MAX, V _{IN} =	2.7V			I	20	μA
11	Input HIGH Current	VCC = MAX, VIN =	7.0V				0.1	mA
	Off Grade (UKah (mandanas)		V _O = 0.4	V			-20	
loz	Off-State (High-Impedance) Output Current	V _{CC} = MAX	$V_0 = 2.4$	V			20	μΑ
Isc	Output Short Circuit Current (Note 3)	V _{CC} = MAX			- 15		-85	mA
	Bawer Supply Current			MIL		24	36	
Icc	Power Supply Current VCC = MAX (Note 4)		MAX COM'L			24	39	mA

Notes: 1. Typical limits are at V_{CC} = 5.0V, 25°C ambient and maximum loading.

2. For conditions shown as MiN or MAX, use the appropriate value specified under Operating Ranges for the applicable device type.

3. Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second.

4. Inputs grounded; outputs open.

SWITCHING CHARACTERISTICS (TA = +25°C, V_{CC} = 5.0V)

Parameters	ameters Description Test Conditions Min		Min	Тур	Max	Units	
tpHL				22	33		
tpHL	Clock to Yi	1		20	30	ns	
tpLH	Clock to Wi	1		24	36		
t _{PHL}	(Either Polarity)			24	36	ns	
1PHL	Clear to Yi	1 1		29	43	ns	
1 _{PLH}		1	-	25	37		
tpHL	Clear to W _i		-	30	45	ns	
1 _{PLH}		1		23	34		
1PHL	Polarity to Wi	C _L = 15pF		25	37	ns	
tpw	Clear	R _L = 2.0kΩ	18			ns	
· p#	LOW	1 [15				
tpw	Clock Pulse Width HIGH	1	18			ns	
ts	Data	1	15			ns	
th	Data	1	5			ns	
ts	Data Enable	1	20			ns	
th	Data Enable	1 1	0			ns	
ts	Set-up Time, Clear Recovery (Inactive) to clock		20	15		ns	
tzH		1		11	17		
tzL	Output Enable to W or Y			13	20	ns	
tHZ		C _L = 5.0pF		13	20		
tLZ	Output Enable to W or Y	$R_L = 2.0k\Omega$,	11	17	ns	
f _{max}	Maximum Clock Frequency (Note 1)	$C_L = 15pF$ $R_L = 2.0k\Omega$	35	45		MHz	

Note 1. Per industry convention, f_{max} is the worst case value of the maximum device operating frequency with no constraints on t_r, t_f, pulse width or duty cycle.


SWITCHING CHARACTERISTICS over operating range unless otherwise specified*

				COMM	ERCIAL	MILIT	ΓARY	
				Am25l	LS2519	Am25LS2519		
Parameters	Des	cription	Test Conditions	Min	Max	Min	Max	Units
^t PLH					39		42	
tPHL	Clock to Yi				39		45	ns
tplH	Clock to Wi		7 [41		43]
tpHL	(Either Polari	ty)			44		48	ns
t _{PHL}	Clear to Yi		7 [52		58	ns
t _{PLH}	Clear to Wi				42		43	
tPHL					51		53	ns
t _{PLH}	Polarity to Wi		7		41		45	
t _{PHL}			C _L = 50pF		42		44	ns
tpw	Clear		R _L = 2.0kΩ	20		20		ns
	†	LOW	7 [20		20		
t _{pw}	Cłock	HIGH	7 [20		20		ns
ts	Data			15		15	l	ns
th	Data		7 - [10		10	<u> </u>	ns
ts	Data Enable		7 [25		25		ns
th	Data Enable		1 [0		0		ns
ts	Set-up Time, Recovery (In	Clear active) to Clock		23		24		ns
tzH			7		24		27	
tzı	Output Enable to W _i or Y _i				29		35	<u></u>
tHZ	Output Enable to W _i or Y _i		C _t = 5.0pF		33		45	
4LZ			$C_L = 5.0 pF$ $R_L = 2.0 k\Omega$		22		26	ns
f _{max}	Maximum Clock Frequency (Note 1)		$C_L = 5.0 pF$ $R_L = 2.0 k\Omega$	30		25		MHz

*AC performance over the operating temperature range is guaranteed by testing defined in Group A, Subgroup 9.

03660B

Am25LS2519 LOW-POWER SCHOTTKY INPUT/OUTPUT CURRENT INTERFACE CONDITIONS



Note: Actual current flow direction shown.

03660B

Refer to Page 13-1 for Essential Information on Military Devices