## FEATURES:

- Low ON resistance: $\operatorname{rds}($ on $)=5 \Omega$
- Wide bandwidth: 1.3 GHz (-3dB point)
- Crosstalk: 100 dB at $50 \mathrm{KHz},-70 \mathrm{~dB}$ at $5 \mathrm{MHz},-50 \mathrm{~dB}$ at 30 MHz
- Off-isolation: -90 dB at $50 \mathrm{KHz},-60 \mathrm{~dB}$ at $5 \mathrm{MHz},-55 \mathrm{~dB}$ at 30MHz
- Single 5V supply
- Bidirectional signal flow
- TTL-compatible control inputs
- Ultra-low quiescent current: $3 \mu \mathrm{~A}$
- Switch turn on time of 6.5 ns
- Available in QSOP package


## APPLICATIONS:

- High-speed video signal switching/routing
- HDTV-quality video signal routing
- Audio signal switching/routing
- Data acquisition
- ATE systems
- Telecomm routing
- Token Ring transceivers
- High-speed networking


## DESCRIPTION:

The QS4A105 is a high-performance CMOS two-channel 4PST switch with 3-state outputs. The low ON resistance of the QS4A105 allows inputs to be connected to outputs with low insertion loss and high bandwidth.

The QS4A105, with 1.3 GHz bandwidth, is ideal for high-performance video signal switching, audio signal switching, and telecomm routing applications. Low power dissipation makes this device ideal for battery operated and remote instrumentation applications.

The QS4A105 is offered in the QSOP package which has several advantages over conventional packages such as PDIP and SOIC, including:

- Reduced signal delays due to denser component packaging on circuit boards
- Reduced system noise due to less pin inductance

The QS4A105 is characterized for operation at $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$.

## FUNCTIONAL BLOCK DIAGRAM



The IDT logo is a registered trademark of Integrated Device Technology, Inc.

## PIN CONFIGURATION



ABSOLUTE MAXIMUM RATINGS(1)

| Symbol | Description | Max | Unit |
| :--- | :--- | :---: | :---: |
| VTERM $^{(2)}$ | Supply Voltage to Ground | -0.5 to +7 | V |
| VTERM $^{(3)}$ | DC Switch Voltage Vs | 0 to +7 | V |
| - | Analog Input Voltage | 0 to +7 | V |
| VTERM $^{(3)}$ | DC Input Voltage VIn | 0 to +7 | V |
| VAC | AC Input Voltage (pulse width $\leq 20 \mathrm{~ns})$ | -3 | V |
| lout | DC Output Current | 120 | mA |
| Pmax | Maximum Power Dissipation | 0.7 | W |
| TSTG | Storage Temperature | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |

NOTES:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. Vcc terminals.
3. All terminals except Vcc

## PIN DESCRIPTION

| Pin Names | I/O | Description |
| :---: | :---: | :--- |
| $A x, B x$ | $I / O$ | Ports A, B |
| $C x, D x$ | $I / O$ | Ports C, D |
| $\bar{E}_{1}-\bar{E}_{2}$ | I | Enable |

FUNCTIONTABLE(1)

| $\bar{E}_{1}$ | $\bar{E}_{2}$ | Ax, Cx I/Os | Bx, Dx I/Os |
| :---: | :---: | :---: | :---: |
| $H$ | $H$ | Disconnected | Disconnected |
| $L$ | $H$ | Ax $=C x$ | Disconnected |
| $H$ | $L$ | Disconnected | Bx $=$ Dx |
| $L$ | $L$ | $A x=C x$ | $B x=D x$ |

NOTE:

1. H = HIGH Voltage Level

L = LOW Voltage Level

## DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:
Industrial: $\mathrm{TA}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}, \mathrm{VcC}=5 \mathrm{~V} \pm 5 \%$

| Symbol | Parameter | Test Conditions | Min. | Typ. ${ }^{(1)}$ | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Analog Switch |  |  |  |  |  |  |
| VIN | Analog Signal Range ${ }^{(2)}$ |  | 0 | - | Vcc - 1 | V |
| ros(on) | Drain-source ON resistance ${ }^{(2,3)}$ | $\mathrm{Vcc}=$ Min., $\mathrm{VIN}=0 \mathrm{~V}$, ION $=30 \mathrm{~mA}$ | - | 5 | 7 | $\Omega$ |
|  |  | $\mathrm{Vcc}=\mathrm{Min}$., VIn $=2.4 \mathrm{~V}$, Ion $=15 \mathrm{~mA}$ | - | 13 | 17 |  |
| IC(OFF) | Channel OffLeakage Current | $\mathrm{Ax}, \mathrm{Bx}=\mathrm{Vcc}$ or $0 \mathrm{~V}, \mathrm{Cx}, \mathrm{Dx}=0 \mathrm{~V}$ or Vcc, $\overline{\mathrm{E}}=\mathrm{Vcc}$ | - | 1 | - | nA |
| IC(ON) | Channel On Leakage Current | $A x=B x=C x=D x=0 V$ <br> (each channel is turned on sequentially) | - | 1 | - | nA |
| Digital Control |  |  |  |  |  |  |
| VIH | Input HIGH Voltage | Guaranteed Logic HIGH for Control Pins | 2 | - | - | V |
| VIL | InputLOW Voltage | Guaranteed Logic LOW for Control Pins | - | - | 0.8 | V |
| Dynamic Characteristics |  |  |  |  |  |  |
| ton(E) | Enable Turn-On Time $\bar{E}$ to $A x, B x, C x$, or Dx | $\begin{aligned} & \hline \mathrm{RL}=1 \mathrm{~K} \Omega, \mathrm{CL}=100 \mathrm{pF} \\ & \text { (See Switching Time) } \\ & \hline \end{aligned}$ | 0.5 | - | 6.5 | ns |
| toff(E) | Enable Turn-OffTime $\overline{\mathrm{E}}$ to $\mathrm{Ax}, \mathrm{Bx}, \mathrm{Cx}$, or Dx | $\mathrm{RL}=1 \mathrm{~K} \Omega, C \mathrm{~L}=100 \mathrm{pF}$ <br> (See Switching Time) | 0.5 | - | 6 | ns |
| PD | Group Delay ${ }^{(2,4 a)}$ | $\mathrm{RL}=1 \mathrm{~K} \Omega, \mathrm{CL}=100 \mathrm{pF}$ | - | - | 250 | ps |
| f3dB | -3dB Bandwidth | VIN $=0$ to $1 \mathrm{~V}, 1 \mathrm{Vp}$-p, RL $=75 \Omega$ | - | 1.3 | - | GHz |
|  | Off-isolation | $\mathrm{VIN}=0$ to $1 \mathrm{~V}, 1 \mathrm{Vp}-\mathrm{p}, \mathrm{RL}=75 \Omega, \mathrm{f}=5.5 \mathrm{MHz}$ | - | -60 | - | dB |
| Xtalk | Crosstalk | VIN $=1 \mathrm{Vp}$-p, RL $=75 \Omega, \mathrm{f}=5.5 \mathrm{MHz}$ | - | -70 | - | dB |
| C(OFF) | Mux Off Capacitance | $\overline{\mathrm{E}}=\mathrm{Vcc}, \mathrm{Vin}=$ Vout $=0 \mathrm{~V}$ | - | 5 | - | pF |
| C (ON) | Mux On Capacitance | $\overline{\mathrm{E}}=0 \mathrm{~V}, \mathrm{VIN}=$ Vout $=0 \mathrm{~V}$ | - | 10 | - | pF |
| Qcı | Charge Injection | $C L=1000 \mathrm{pF}$ | - | 1.5 | - | pC |

NOTES:

1. Typical values are at $\mathrm{Vcc}=5.0 \mathrm{~V}, \mathrm{TA}=25^{\circ} \mathrm{C}$.
2. Max value is guaranteed but not production tested.
3. Measured by voltage drop between $A$ and $C$ pins or $B$ and $D$ pins at indicated current through the switch. $O N$ resistance is determined by the lower of the voltages on the two (A, C, or B, D) pins.
4. The bus switch contributes no group delay other than the RC delay of the ON resistance of the switch and load capacitance. Group delay of the bus switch, when used in a system, is determined by the driving circuit on the driving side of the switch and its interaction with the load on the driven side.

## POWER SUPPLY CHARACTERISTICS

| Symbol | Parameter | Test Conditions | Max. | Unit |
| :---: | :--- | :--- | :---: | :---: |
| Icc | Supply Current | VCc = Max., VIN = GND or Vcc | 3 | $\mu \mathrm{~A}$ |

## TYPICAL CHARACTERISTICS



Off-isolation and Crosstalk vs. Frequency
NOTES:

1. Crosstalk $=20 \log |\mathrm{Vo} / \mathrm{Vs}|$
2. Off-isolation $=20 \log |\mathrm{Vo} / \mathrm{Vs}|$


Off-isolation and Crosstalk vs. Frequency


Off-isolation and Crosstalk vs. Frequency
NOTES:

1. Crosstalk $=20 \log |\mathrm{Vo} / \mathrm{Vs}|$
2. Off-isolation $=20 \log |\mathrm{Vo} / \mathrm{Vs}|$


Insertion Loss vs. Frequency

NOTE:

1. Insertion Loss $=20 \log |\mathrm{Vo} / \mathrm{Vs}|$

## NOTES:

1. Crosstalk $=20 \log |\mathrm{Vo} / \mathrm{Vs}|$
2. Off-isolation $=20 \log |\mathrm{Vo} / \mathrm{Vs}|$

TYPICALCHARACTERISTICS (CONTINUED)


Insertion Loss vs. Frequency

NOTE:

1. Insertion Loss = $20 \log |\mathrm{Vo} / \mathrm{Vs}|$


Ron LINK

On-Resistance vs. Vin

TEST CIRCUITS


## TEST CIRCUITS (CONTINUED)



Insertion Loss

## NOTES:

1. Insertion Loss = $20 \log |\mathrm{Vo} / \mathrm{Vs}|$
2. All unused pins are grounded.

NOTE:

1. Off-isolation $=20 \log |\mathrm{Vo} / \mathrm{Vs}|$



Crosstalk
NOTES:

1. Crosstalk $=20 \log |\mathrm{Vo} / \mathrm{Vs}|$
2. All unused pins are grounded.

ORDERINGINFORMATION


Quarter Size Outline Package

4A105 High Performance CMOS Two Channel 4PST Switch

