

**MOTOROLA**

Dual D Type Master-Slave Flip-Flop

**ELECTRICALLY TESTED PER:
5962-8756101**

The 10H531 is a MECL 10H part which is a functional/pinout duplication of the standard MECL 10K family part, with 100% improvement in propagation delay, and no increase in power-supply current.

- Propagation Delay, ± 0.1 ns Typical
- 340 mW Max/Pkg (No Load)
- Improved Noise Margin 150 mV (Over Operating Voltage and Temperature Range)
- Voltage Compensated
- MECL 10K-Compatible

PIN ASSIGNMENTS



FUNCTION	DIL	FLATS	LCC	BURN-IN (CONDITION C)
V_{CC1}	1	5	2	GND
Q_1	2	6	3	$51\ \Omega$ to V_{TT}
$\overline{Q}_1$	3	7	4	$51\ \Omega$ to V_{TT}
R_1	4	8	5	$51\ \Omega$ to V_{TT}
S_1	5	9	7	GND
$\overline{CE}_1$	6	10	8	OPEN
D_1	7	11	9	OPEN
V_{EE}	8	12	10	V_{EE}
C_C	9	13	12	OPEN
D_2	10	14	13	OPEN
$\overline{CE}_2$	11	15	14	OPEN
S_2	12	16	15	GND
R_2	13	1	17	$51\ \Omega$ to V_{TT}
$\overline{Q}_2$	14	2	18	$51\ \Omega$ to V_{TT}
Q_2	15	3	19	$51\ \Omega$ to V_{TT}
V_{CC2}	16	4	20	GND

BURN - IN CONDITIONS: **$V_{TT} = -2.0\text{ V MAX} / -2.2\text{ V MIN}$** **$V_{EE} = -5.7\text{ V MAX} / -5.2\text{ V MIN}$** **Military 10H531****AVAILABLE AS**

- 1) JAN: N/A
 - 2) SMD: 5962-8756101
 - 3) 883: 10H531/BXAJC
- X = CASE OUTLINE AS FOLLOWS:**

PACKAGE: CERDIP: E
CERFLAT: F
LCC: 2

The letter "M" appears before the slash on LCC.

**LOGIC DIAGRAM**

10H531

R-S Truth Table		
R	S	Q_{n+1}
L	L	Q_n
L	H	H
H	L	L
H	H	N.D.


N.D. = Not Defined

A clock H is a clock transition from a Low to High state

Clock Truth Table		
C	D	Q_{n+1}
L	$\emptyset$	Q_n
H	L	L
H	H	H

$\emptyset$ = Don't Care

C = $\overline{CE} + C_C$



Set and Reset








Figure 1. Switching Test Circuit and Waveforms

MOTOROLA MILITARY MECL DATA
2-83




Note: Do not remove power during sequence of tests.

Figure 3. Timing Diagram

**NOTES**

1. t_{hold} is min. time after positive transition of the clock pulse that information must remain unchanged at the data input.
2. For all t_{hold} tests, pulse width should not be less than 20 ns.

**NOTES**

1. t_{setup} is the min. time before the positive transition of the clock information must be present at the data input.
2. For all setup tests, pulse widths should not be less than 20 ns.

Data precedes clock by ≤ 1.5 ns (setup)

Figure 4. T_{hold} Waveforms

10H531 QUIESCENT LIMIT TABLE *

* ELECTRICAL CHARACTERISTICS

Each MECL 10H series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 100 Ω resistor to -2.0 volts.

Test Temperature	Test Voltage Values (Volts)									
	V _{IH1}	V _{IL1}	V _{IH2}	V _{IL2}	P _{S1}	P _{S2}	V _{EEL}	V _{EE1}	V _{EE2}	
T _A = 25 °C	-0.780	-1.950	-1.110	-1.480	+1.11	+0.31	-2.94	-5.46	-4.94	
T _A = 125 °C	-0.650	-1.950	-0.960	-1.465	+1.24	+0.36	-2.94	-5.46	-4.94	
T _A = -55 °C	-0.840	-1.950	-1.160	-1.510	+1.01	+0.28	-2.94	-5.46	-4.94	

Symbol	Parameter	Limits						Units	TEST VOLTAGE APPLIED TO PINS BELOW						
		+ 25 °C		+ 125 °C		- 55 °C			Pinouts referenced are for DIL package, check Pin Assignments VCC = 0 V, Output Load = 100 Ω to - 2.0 V						
		Subgroup 1		Subgroup 2		Subgroup 3									
		Min	Max	Min	Max	Min	Max		V _{IH1}	V _{IL1}	VEE1	VEE2	VCC	P.U.T.	
V _{OH}	High Output Voltage	-1.01	-0.78	-0.86	-0.65	-1.06	-0.84	V	4, 5 12, 13	4-7 9-13	8		1, 16	2, 3, 14, 15	
V _{OL}	Low Output Voltage	-1.95	-1.58	-1.95	-1.565	-1.95	-1.61	V	5, 12	4-7 9-13	8		1, 16	2, 3, 14, 15	
V _{OH1}	High Output Voltage	-1.01	-0.78	-0.86	-0.65	-1.06	-0.84	V			8	8	1, 16	2, 3, 14, 15	
V _{OL1}	Low Output Voltage	-1.95	-1.58	-1.95	-1.565	-1.95	-1.61	V			8	8	1, 16	2, 3, 14, 15	
I _{EE}	Power Supply Current	-56		-62		-62		mA		6, 11	8		1, 16	8	
I _{IH}	Input Current High		390		660		660	μA	9		8		1, 16	9	
I _{IH1}	Input Current High		310		530		530	μA	6, 11		8		1, 16	6, 11	
I _{IH2}	Input Current High		465		790		790	μA	4, 5 12, 13		8		1, 16	4, 5, 12, 13	
I _{IH3}	Input Current High		285		485		486	μA	7, 10		8		1, 16	7, 10	
I _{IL}	Input Current Low	0.5		0.3		0.5		μA		4-7 9-13		8	1, 16	4-7, 9-13	

10H531 QUIESCENT LIMIT TABLE*

* ELECTRICAL CHARACTERISTICS

Each MECL 10H series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 100 Ω resistor to -2.0 volts.

Test Temperature	Test Voltage Values (Volts)									
	V _{IH1}	V _{IL1}	V _{IH2}	V _{IL2}	PS ₁	PS ₂	VEEL	VEE1	VEE2	
T _A = 25 °C	-0.780	-1.950	-1.110	-1.480	+1.11	+0.31	-2.94	-5.46	-4.94	
T _A = 125 °C	-0.650	-1.950	-0.960	-1.465	+1.24	+0.36	-2.94	-5.46	-4.94	
T _A = -55 °C	-0.840	-1.950	-1.160	-1.510	+1.01	+0.28	-2.94	-5.46	-4.94	

Symbol	Parameter	Limits						Units	TEST VOLTAGE APPLIED TO PINS BELOW					
	Functional Parameters:	+ 25 °C		+ 125 °C		– 55 °C			Pinouts referenced are for DIL package, check Pin Assignments VCC = 2.0 V, Output Load = 100 Ω to GND					
		Subgroup 9		Subgroup 10		Subgroup 11								
		Min	Max	Min	Max	Min	Max							
t _r	Rise Time	0.5	2.0	0.6	2.2	0.45	1.8	ns	VIN	VOUT	VCC	VEEL	P.U.T	
t _f	Fall Time	0.5	2.0	0.6	2.2	0.45	1.8	ns	4, 5	3	1, 16	8	2, 14, 15	
t _{pd}	Propagation Delay CLK, CE, Set, Reset	0.7	2.15	0.7	2.2	0.6	2.1	ns	10, 11	15	1. 16	8	2, 3, 14	
t _{SET}	Set Up Time	0.7		0.7		0.7		ns	6, 7, 10, 11	2, 15	1. 16	8	2, 3, 14, 15	
t _{HOLD}	Hold Time	0.8		0.8		0.8		ns	6, 7, 10, 11	2, 15	1, 16	8	2, 3, 14, 15	
t _{tog}	Toggle Frequency	250		250		250		MHz					(See Fig. 2)	