

28C04A

4K (512 x 8) CMOS EEPROM


FEATURES

- Fast Read Access Time—150 ns
- · CMOS Technology for Low Power Dissipation
- 30 mA Active
- 100 µA Standby
- Fast Byte Write Time-200 µs or 1 ms
- · Data Retention >10 years
- Endurance Minimum 10⁴ Erase/Write Cycles
 - Automatic Write Operation
 - Internal Control Timer
 - Auto-Clear Before Write Operation
 - On-Chip Address and Data Latches
- Data Polling
- Chip Clear Operation
- · Enhanced Data Protection
 - Vcc Detector
 - Pulse Filter
- Write Inhibit
- 5-Volt-Only Operation
- Organized 512x8 JEDEC standard pinout
 - 24-pin Dual-In-Line Package
 - 32-pin Chip Carrier (Leadless or Plastic)
- Available for Extended Temperature Ranges:
 - Commercial: 0°C to +70°C
 - Industrial: -40°C to +85°C


DESCRIPTION

The Microchip Technology Inc. 28C04A is a CMOS 4K non-volatile electrically Erasable and Programmable Read Only Memory (EEPROM). The 28C04A is accessed like a static RAM for the read or write cycles without the need of external components. During a "byte write", the address and data are latched internally, freeing the microprocessor address and data bus for other operations. Following the initiation of write cycle, the device will go to a busy state and automatically clear and write the latched data using an internal control timer. To determine when a write cycle is complete, the 28C04A uses Data polling. Data polling allows the user to read the location last written to when the write operation is complete. CMOS design and processing enables this part to be used in systems where reduced power consumption and reliability are required. A complete family of packages is offered to provide the utmost flexibility in applications.

PACKAGE TYPE



BLOCK DIAGRAM



© 1994 Microchip Technology Inc.

■ 6103501 0015394 139 **■**

DS11126D-page 6-1

1.0 ELECTRICAL CHARACTERISTICS

1.1 MAXIMUM RATINGS*

Vcc and input voltages w.r.t. Vss.....-0.6V to + 6.25V

Voltage on OE w.r.t. Vss....-0.6V to +13.5V

Output Voltage w.r.t. Vss...-0.6V to Vcc+0.6V

Storage temperature ...--65°C to +125°C

Ambient temp. with power applied-50°C to +95°C

*Notice: Stresses above those listed under "Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

TABLE 1-1: PIN FUNCTION TABLE

Name	Function
A0 - A8	Address Inputs
CE	Chip Enable
ŌĒ	Output Enable
WE	Write Enable
1/00 - 1/07	Data Inputs/Outputs
Vcc	+5V Power Supply
Vss	Ground
NC	No Connect; No Internal Connection
NU	Not Used; No External Connection is Allowed

TABLE 1-2: READ/WRITE OPERATION DC CHARACTERISTICS

			5V ±10% rcial (C): al (i):	Tamb =	0°C to +70°C -40°C to +85°C	
Parameter	Status	Symbol	Min	Max	Units	Conditions
Input Voltages	Logic '1' Logic '0'	VIH VIL	2.0 -0.1	Vcc+1 0.8	V V	
Input Leakage		ILI	-10	10	μA	VIN = -0.1V to VCC+1
Input Capacitance		Cin		10	рF	Vin = 0V; Tamb = 25°C; f = 1 MHz
Output Voltages	Logic '1' Logic '0'	Voh Vol	2.4	0.45	V V	IOH = -400 μA IOL = 2.1 mA
Output Leakage		ILO	-10	10	μА	Vout = -0.1V to Vcc + 0.1V
Output Capacitance		Cout		12	pF	VIN = 0V; TAMB = 25°C; f = 1 MHz
Power Supply Current, Active	TTL input	loc		30	mA	f = 5 MHz (Note 1) Vcc = 5.5V
Power Supply Current, Standby	TTL input TTL input CMOS input	ICC(S)TTL ICC(S)TTL ICC(S)CMOS		2 3 100	mA mA μA	CE = VIH (0°C to +70°C) CE = VIH (-40°C to +85°C) CE = Vcc-0.3 to Vcc+1

Note 1: AC power supply current above 5 MHz; 1 mA/MHz

TABLE 1-3: READ OPERATION AC CHARACTERISTICS


AC Testing Waveform: ViH = 2.4V; ViL = 0.45V; VoH = 2.0V; VoL = 0.8V Output Load: 1 TTL Load + 100 pF

Input Rise and Fall Times: 20 ns

Ambient Temperature: Commercial (C): Tamb = 0°C to +70°C Industrial (I): Tamb = -40°C to +85°C

111 decire (1). Testio = 40 0 to 403 0								30	
Parameter	Sym	28C04A-15		28C04A-20		28C04A-25			
		Min	Max	Min	Max	Min	Max	Units	Conditions
Address to Output Delay	tacc		150		200		250	ns	OE = CE = VIL
CE to Output Delay	tce		150		200		250	ns	OE = VIL
OE to Output Delay	toE		70		80		100	ns	CE = VIL
CE to OE High Output Float	toff	0	50	0	55	0	70	ns	
Output Hold from Address, CE or OE, whichever occurs first	tон	0		0		0		ns	

FIGURE 1-1: READ WAVEFORMS



Notes: (1) toff is specified for OE or CE, whichever occurs first

- (2) OE may be delayed up to tcE toE after the falling edge of CE without impact on tcE
- (3) This parameter is sampled and is not 100% tested

FIGURE 1-2: BYTE WRITE AC CHARACTERISTICS

	AC Testing Wa Output Load: Input Rise/Fal Ambient Temp	l Times:	VIH = 2.4V; VIL = 0.45V; VOH = 2.0V; VOL = 0.4 1 TTL Load + 100 pF 20 nsec Commercial (C): Tamb= 0°C to 70°C Industrial (I): Tamb= -40°C to 85°C				
Parameter	Symbol	Min	Max	Units	Remarks		
Address Set-Up Time	tas	10		ns			
Address Hold Time	tah	50		ns			
Data Set-Up Time	tos	50		ns			
Data Hold Time	tDH	10		ns			
Write Pulse Width	tWPL	100		ns	Note 1		
Write Pulse High Time	twpH	50		ns			
OE Hold Time	toeh	10		ns			
OE Set-Up Time	toes	10		ns			
Data Valid Time	tov		1000	ns	Note 2		
Write Cycle Time (28C04A)	twc	÷ .	1	ms	0.5 ms typical		
Write Cycle Time (28C04AF)	twc		200	μs	100 μs typical		

Note 1: A write cycle can be initiated be $\overline{\mathbb{CE}}$ or $\overline{\mathbb{WE}}$ going low, whichever occurs last. The data is latched on the positive edge of $\overline{\mathbb{CE}}$ or $\overline{\mathbb{WE}}$, whichever occurs first.

Note 2: Data must be valid within 1000ns max. after a write cycle is initiated and must be stable at least until ton after the positive edge of WE or CE, whichever occurs first.

FIGURE 1-3: PROGRAMMING WAVEFORMS




FIGURE 1-4: DATA POLLING WAVEFORMS





FIGURE 1-5: CHIP CLEAR WAVEFORMS



2.0 DEVICE OPERATION

The Microchip Technology Inc. 28C04A has four basic modes of operation—read, standby, write inhibit, and byte write—as outlined in the following table.

Operation Mode	CE	ĪĒ	WE	νо		
Read	L	L	Н	Dout		
Standby	Н	х	×	High Z		
Write Inhibit	н	х	×	High Z		
Write Inhibit	×	L	х	High Z		
Write Inhibit	х	х	Н	High Z		
Byte Write	L	н	Ļ	DIN		
Byte Clear	Automatic Before Each "Write"					

X = Any TTL level.

2.1 Read Mode

The 28C04A has two control functions, both of which must be logically satisfied in order to obtain data at the outputs. Chip enable ($\overline{\text{CE}}$) is the power control and should be used for device selection. Output Enable ($\overline{\text{OE}}$) is the output control and is used to gate data to the output pins independent of device selection. Assuming that addresses are stable, address access time (tacc) is equal to the delay from $\overline{\text{CE}}$ to output (tce). Data is available at the output tOE after the falling edge of $\overline{\text{OE}}$, assuming that $\overline{\text{CE}}$ has been low and addresses have been stable for at least tacc-toe.

2.2 Standby Mode

The 28C04A is placed in the standby mode by applying a high signal to the \overline{CE} input. When in the standby mode, the outputs are in a high impedance state, independent of the \overline{OE} input.

2.3 Data Protection

In order to ensure data integrity, especially during critical power-up and power-down transitions, the following enhanced data protection circuits are incorporated:

First, an internal Vcc detect (3.3 volts typical) will inhibit the initiation of non-volatile programming operation when Vcc is less than the Vcc detect circuit trip.

Second, there is a WE filtering circuit that prevents WE pulses of less than 10 ns duration from initiating a write cycle.

Third, holding WE or CE high or OE low, inhibits a write cycle during power-on and power-off (Vcc).

2.4 Write Mode

The 28C04A has a write cycle similar to that of a Static RAM. The write cycle is completely self-timed and initiated by a low going pulse on the WE pin. On the falling edge of WE, the address information is latched. On rising edge, the data and the control pins $(\overline{\text{CE}} \text{ and } \overline{\text{OE}})$ are latched.

2.5 Data Polling


The 28C04A features Data polling to signal the completion of a byte write cycle. During a write cycle, an attempted read of the last byte written results in the data complement of I/O7 (I/O0 to I/O6 are indeterminable). After completion of the write cycle, true data is available. Data polling allows a simple read/compare operation to determine the status of the chip eliminating the need for external hardware.

2.6 Chip Clear

All data may be cleared to 1's in a chip clear cycle by raising OE to 12 volts and bringing the WE and CE low. This procedure clears all data.

28C04A Product Identification System

To order or to obtain information, e.g., on pricing or delivery, please use the listed part numbers, and refer to the factory or the listed sales offices.



Sales and Support

Products supported by a preliminary Data Sheet may possibly have an errata sheet describing minor operational differences and recommended workarounds. To determine if an errata sheet exists for a particular device, please contact one of the following:

- 1. Your local Microchip sales office
- 2.The Microchip Corporate Literature Center U.S. FAX: (602) 786-7277
- 3. The Microchip's Bulletin Board, via your local CompuServe number (CompuServe membership NOT required).

Please specify which device, revision of silicon and Data Sheet (include Literature #) you are using.

For latest version information and upgrade kits for Microchip Development Tools, please call 1-800-755-2345 or 1-602-786-7302.