## **2N6908 SERIES**

# Siliconix incorporated

N-Channel JFET Circuits

The 2N6908 Series is much more than a JFET. The addition of back-to-back diodes effectively clamps input "over-voltage" while a high-performance JFET provides an effective amplification stage. With the addition of a source resistor, a complete common-source amplifier is created which provides both low leakage and very low noise. This performance is especially effective as a small signal pre-amplifier as well as impedance matching between low and high impedance sources. Finally, its TO-72 package is hermetically sealed and is

For additional design information please see performance curves NBB, which are located in Section 7.

available with full military screening per

#### SIMILAR PRODUCTS

MIL-S-19500. (See Section 1.)

- SOT-143, See SST6908 Series
- Chips, Order 2N69XXCHP

T-27-25

PART NUMBER	V <sub>GS(OFF)</sub> MAX (V)	V <sub>(BR)</sub> GSS MIN (V)	gfs MIN (µS)	I <sub>DSS</sub> MAX . (mA)
2N6908.	-1.8	-30	100	2
2N6909	-2.3	-30	400	3.5
2N6910	-3.5	-30	1200	5


TO-72

**BOTTOM VIEW** 



1 SOURCE 2 DRAIN 3 GATE 4 DIODES





### ABSOLUTE MAXIMUM RATINGS ( $T_A = 25$ °C unless otherwise noted)

PARAMETERS/TEST CONDITIONS	SYMBOL	LIMIT	UNITS
Gate-Drain Voltage	V <sub>GD</sub>	-30	. v
Gate-Source Voltage	V <sub>GS</sub>	-30	
Forward Gate Current	IG	. 10	mA
Power Dissipation	PD	300	mW
Power Derating		2.4	mW/°C
Operating Junction Temperature	Tj	-55 to 150	
Storage Temperature	T <sub>stg</sub>	-55 to 200	°C
Lead Temperature (1/16" from case for 10 seconds)	TL	300	

4-52

# # Siliconix incorporated

T-27-25

#### **2N6908 SERIES**

incorporarec										
ELECTRICAL CHARACTERISTICS 1			LIMITS							
	2N		2N	N6908 2N6909		5909	2N6910			
PARAMETER	SYMBOL	TEST CONDITIONS	TYP2	MIN	MAX	MIN	MAX	MIN	мах	דואט
STATIC			-			<i>:</i> .		: -	-	-
Gate-Source Breakdown Voltage	V <sub>(BR)</sub> gss	$I_{G} = -1 \mu A, V_{DS} = 0 V$ $V_{G4} = 0 V$ .	-50	-30	-	-30		-30		
Gate-Source Cutoff Voltage	V <sub>GS(OFF)</sub>	V <sub>DS</sub> = 10 V, I <sub>D</sub> = 1 nA V <sub>G4</sub> = 0 V		-0.3	-1.8	-0.6	-2.3	-0.9	-3.5	
Saturation Drain Current <sup>3</sup>	I <sub>DSS</sub>	V <sub>DS</sub> = 10 V, V <sub>GS</sub> = 0 V V <sub>G4</sub> = 0 V		0.05	2	0.2	3.5	0.6	5	mA
Gate Reverse Current	Igss	V <sub>GS</sub> = -15 V V <sub>DS</sub> = 0 V V <sub>G4</sub> = 0 V T <sub>A</sub> =125°C	-2 -1		-25		-25		-25	pA nA
Gate Operating Current	l <sub>G</sub>	V <sub>DG</sub> = 15 V, I <sub>D</sub> = 50 μA	-2							
Forward Gate Diode Current 4	I <sub>G4</sub>	V <sub>G4</sub> = ± 100 mV	± 1		± 10		± 10		± 10	pΑ
Gate-Source Forward Voltage	V <sub>GS(F)</sub>	$I_G = \pm 0.5 \text{ mA}$ , $V_{DS} = 0 \text{ V}$ $V_{G4} = 0 \text{ V}$	± 0.7		±1.2		<u>+</u> 1.2		± 1.2	٧
DYNAMIC										
Common-Source Forward Transconductance	g <sub>fs</sub>	V <sub>DS</sub> = 15 V, V <sub>GS</sub> = 0 V		0.1	3	0.4	3.5	1.2	4	mS
Common-Source Output Conductance	g <sub>os</sub>	$V_{G4} = 0 \text{ V, } f = 1 \text{ kHz}$			50		75		100	дЅ
Common-Source Input Capacitance	C <sub>iss</sub>	V <sub>DS</sub> = 10 V, V <sub>GS</sub> = 0 V	3.2		5		5		5	
Common-Source Reverse Transfer Capacitance	C <sub>rss</sub>	V <sub>G4</sub> = 0 V, f = 1 MHz	1.5		2		2		2	pF
Equivalent Input Noise Voltage	ēn	V <sub>DS</sub> = 10 V, V <sub>GS</sub> = 0 V f = 100 Hz	12		25		25		25	nV <sub>Hz</sub>
Nolse Figure	NF	$V_{DS}$ = 15 V, $V_{GS}$ = 0 V, f = 1 kHz R $_{G}$ = 1 M $\Omega$	0.1		1		1		1	dB

NOTES: 1. T<sub>A</sub> = 25 °C unless otherwise noted.
2. For design ald only, not subject to production testing.
3. Pulse test; PW = 300 µs, duty cycle ≤ 3%.
4. Forward diode current when a voltage is applied between gate and fourth lead.