

Transistors

Small switching (500V, 2A)


2SK2715

●Features

- 1) Low on-resistance.
- 2) Fast switching speed.
- 3) Wide SOA (safe operating area).
- 4) Gate-source voltage (V_{GSS}) guaranteed to be $\pm 30V$.
- 5) Easily designed drive circuits.
- 6) Easy to use in parallel.

●Structure

Silicon N-channel
MOSFET

●External dimensions (Units : mm)**●Absolute maximum ratings ($T_a=25^\circ\text{C}$)**

Parameter	Symbol	Limits	Unit
Drain-source voltage	V_{DSS}	500	V
Gate-source voltage	V_{GSS}	± 30	V
Drain current	Continuous	I_D	A
	Pulsed	I_{DP}^*	A
Reverse drain current	Continuous	I_{DR}	A
	Pulsed	I_{DRP}^*	A
Total power dissipation ($T_c=25^\circ\text{C}$)	P_D	20	W
Channel temperature	T_{ch}	150	$^\circ\text{C}$
Storage temperature	T_{stg}	-55~+150	$^\circ\text{C}$

* $P_w \leq 10\mu\text{s}$, Duty cycle $\leq 1\%$

●Packaging specifications

Type	Package	Taping
	Code	TL
	Basic ordering unit (pieces)	2500
2SK2715		○

Transistors

●Electrical characteristics ($T_a=25^\circ\text{C}$)

Parameter	Symbol	Min.	Typ.	Max.	Unit	Test Conditions
Gate-source leakage	I_{GS}	—	—	± 100	nA	$V_{GS}=\pm 30\text{V}$, $V_{DS}=0\text{V}$
Drain-source breakdown voltage	$V_{(BR)DSS}$	500	—	—	V	$I_D=1\text{mA}$, $V_{GS}=0\text{V}$
Zero gate voltage drain current	I_{DS}	—	—	100	μA	$V_{DS}=500\text{V}$, $V_{GS}=0\text{V}$
Gate threshold voltage	$V_{GS(\text{th})}$	2.0	—	4.0	V	$V_{DS}=10\text{V}$, $I_D=1\text{mA}$
Static drain-source on-state resistance	$R_{DS(on)}$	—	3.0	4.0	Ω	$I_D=1\text{A}$, $V_{GS}=10\text{V}$
Forward transfer admittance	$ Y_{fs} $	0.6	1.5	—	S	$I_D=1\text{A}$, $V_{DS}=10\text{V}$
Input capacitance	C_{iss}	—	280	—	pF	$V_{DS}=10\text{V}$
Output capacitance	C_{oss}	—	58	—	pF	$V_{GS}=0\text{V}$
Reverse transfer capacitance	C_{rss}	—	23	—	pF	$f=1\text{MHz}$
Turn-on delay time	$t_{d(on)}$	—	10	—	ns	$I_D=1\text{A}$, $V_{DD}=150\text{V}$
Rise time	t_r	—	12	—	ns	$V_{GS}=10\text{V}$
Turn-off delay time	$t_{d(off)}$	—	30	—	ns	$R_L=150\Omega$
Fall time	t_f	—	63	—	ns	$R_G=10\Omega$
Reverse recovery time	t_{rr}	—	410	—	ns	$I_{DR}=2\text{A}$, $V_{GS}=0\text{V}$
Reverse recovery charge	Q_{rr}	—	1.7	—	μC	$di/dt=100\text{A}/\mu\text{s}$

●Electrical characteristic curves




Fig.1 Maximum safe operating area




Fig.2 Typical output characteristics




Fig.3 Typical transfer characteristics




Fig.4 Gate threshold voltage vs. channel temperature




Fig.5 Static drain-source on-state resistance vs. drain current




Fig.6 Static drain-source on-state resistance vs. gate-source voltage

Transistors




Fig.7 Static drain-source on-state resistance vs. channel temperature




Fig.8 Forward transfer admittance vs. drain current




Fig.9 Reverse drain current vs. source-drain voltage (I)




Fig.10 Reverse drain current vs. source-drain voltage (II)




Fig.11 Typical capacitance vs. drain-source voltage




Fig.12 Switching characteristics
(See Figures 16 and 17 for the measurement circuit and resultant waveforms)




Fig.13 Dynamic input characteristics
(See Figure 18 for measurement circuit)




Fig.14 Reverse recovery time vs. reverse drain current

Transistors




Fig.15 Normalized transient thermal resistance vs. pulse width

● Switching characteristics measurement circuit




Fig.16 Switching time measurement circuit




Fig.17 switching time waveforms




Fig.18 Gate charge measurement circuit