



Advanced  
Micro  
Devices

# PAL22V10 Family, AmPAL22V10/A

## 24-Pin TTL Versatile PAL Device

### DISTINCTIVE CHARACTERISTICS

- As fast as 7.5 ns propagation delay and 91 MHz  $f_{MAX}$  (external)
- 10 Macrocells programmable as registered or combinatorial, and active high or active low to match application needs
- Varied product term distribution allows up to 16 product terms per output for complex functions
- Global asynchronous reset and synchronous preset for initialization
- Power-up reset for initialization and register preload for testability
- Extensive third-party software and programmer support through FusionPLD partners
- 24-Pin SKINNYDIP, 24-pin Flatpack and 28-pin PLCC and LCC packages save space

### GENERAL DESCRIPTION

The PAL22V10 provides user-programmable logic for replacing conventional SSI/MSI gates and flip-flops at a reduced chip count.


The PAL22V10 device implements the familiar Boolean logic transfer function, the sum of products. The PAL device is a programmable AND array driving a fixed OR array. The AND array is programmed to create custom product terms, while the OR array sums selected terms at the outputs.

The product terms are connected to the fixed OR array with a varied distribution from 8 to 16 across the outputs (see Block Diagram). The OR sum of the products feeds the output macrocell. Each macrocell can be programmed as registered or combinatorial, and active high or active low. The output configuration is

determined by two fuses controlling two multiplexers in each macrocell.

AMD's FusionPLD program allows PAL22V10 designs to be implemented using a wide variety of popular industry-standard design tools. By working closely with the FusionPLD partners, AMD certifies that the tools provide accurate, quality support. By ensuring that third-party tools are available, costs are lowered because a designer does not have to buy a complete set of new tools for each device. The FusionPLD program also greatly reduces design time since a designer can use a tool that is already installed and familiar. Please refer to the PLD Software Reference Guide for certified development systems and the Programmer Reference Guide for approved programmers.


### BLOCK DIAGRAM



# CONNECTION DIAGRAMS


## Top View

### SKINNYDIP/FLATPACK



16559B-2

### PLCC/LCC



16559B-3

### Note:

Pin 1 is marked for orientation.


### PIN DESIGNATIONS

CLK = Clock  
 GND = Ground  
 I = Input  
 I/O = Input/Output  
 NC = No Connect  
 V<sub>CC</sub> = Supply Voltage

## ORDERING INFORMATION

### Commercial Products

AMD programmable logic products for commercial applications are available with several ordering options. The order number (Valid Combination) is formed by a combination of:



Valid Combinations	
PAL22V10-7	PC, JC
PAL22V10-10	
PAL22V10-15	
AmPAL22V10A	


#### Valid Combinations

Valid Combinations lists configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.

## ORDERING INFORMATION

### APL Products

AMD programmable logic products for Aerospace and Defense applications are available with several ordering options. APL (Approved Products List) products are fully compliant with MIL-STD-883 requirements. The order number (Valid Combination) is formed by a combination of:



Valid Combinations	
PAL22V10-12	/BLA, /BKA, /B3A
PAL22V10-20	
AmPAL22V10A	
AmPAL22V10	

#### Valid Combinations

Valid Combinations lists configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.

#### Group A Tests

Group A tests consist of Subgroups 1, 2, 3, 7, 8, 9, 10, 11.

#### Military Burn-In

Military burn-in is in accordance with the current revision of MIL-STD-883, Test Method 1015, Conditions A through E. Test conditions are selected at AMD's option.

## FUNCTIONAL DESCRIPTION

The PAL22V10 allows the systems engineer to implement the design on-chip, by opening fuse links to configure AND and OR gates within the device, according to the desired logic function. Complex interconnections between gates, which previously required time-consuming layout, are lifted from the PC board and placed on silicon, where they can be easily modified during prototyping or production.

Product terms with all fuses opened assume the logical HIGH state; product terms connected to both true and complement of any single input assume the logical LOW state.


The PAL22V10 has 12 inputs and 10 I/O macrocells. The macrocell (Figure 1) allows one of four potential output configurations; registered output or combinatorial I/O, active high or active low (see Figure 2). The configuration choice is made according to the user's design

specification and corresponding programming of the configuration bits  $S_0 - S_1$ . Multiplexer controls initially are connected to ground (0) through a programmable fuse, selecting the "0" path through the multiplexer. Programming the fuse disconnects the control line from GND and it is driven to a high level, selecting the "1" path.

The device is produced with a fuse link at each input to the AND gate array, and connections may be selectively removed by applying appropriate voltages to the circuit.

### Variable Input/Output Pin Ratio

The PAL22V10 has twelve dedicated input lines, and each macrocell output can be an I/O pin. Buffers for device inputs have complementary outputs to provide user-programmable input signal polarity. Unused input pins should be tied to Vcc or GND.





16659B-4

Figure 1. Output Logic Macrocell Diagram

### Registered Output Configuration

Each macrocell of the PAL22V10 includes a D-type flip-flop for data storage and synchronization. The flip-flop is loaded on the LOW-to-HIGH transition of the clock input. In the registered configuration ( $S_1 = 0$ ), the array feedback is from  $\bar{Q}$  of the flip-flop.



### Combinatorial I/O Configuration

Any macrocell can be configured as combinatorial by selecting the multiplexer path that bypasses the flip-flop ( $S_1 = 1$ ). In the combinatorial configuration the feedback is from the pin.





Figure 2. Macrocell Configuration Options

16559B-5

### Programmable Three-State Outputs

Each output has a three-state output buffer with three-state control. A product term controls the buffer, allowing enable and disable to be a function of any product of device inputs or output feedback. The combinatorial output provides a bidirectional I/O pin, and may be configured as a dedicated input if the buffer is always disabled.

### Programmable Output Polarity

The polarity of each macrocell output can be active high or active low, either to match output signal needs or to reduce product terms. Programmable polarity allows Boolean expressions to be written in their most compact form (true or inverted), and the output can still be of the desired polarity. It can also save "DeMorganizing" efforts.

Selection is controlled by programmable bit  $S_0$  in the output macrocell, and affects both registered and combinatorial outputs. Selection is automatic, based on the design specification and pin definitions.

### Preset/Reset

For initialization, the PAL22V10 has Preset and Reset product terms. These terms are connected to all registered outputs. When the Synchronous Preset (SP) product term is asserted high, the output registers will be loaded with a HIGH on the next LOW-to-HIGH clock transition. When the Asynchronous Reset (AR) product term is asserted high, the output registers will be immediately loaded with a LOW independent of the clock.

Note that preset and reset control the flip-flop, not the output pin. The output level is determined by the output polarity selected.

### Power-Up Reset

All flip-flops power-up to a logic LOW for predictable system initialization. Outputs of the PAL22V10 will depend on the programmed output polarity. The  $V_{CC}$  rise must be monotonic and the reset delay time is 1000 ns maximum.

### **Register Preload**

The register on the PAL22V10 can be preloaded from the output pins to facilitate functional testing of complex state machine designs. This feature allows direct loading of arbitrary states, making it unnecessary to cycle through long test vector sequences to reach a desired state. In addition, transitions from illegal states can be verified by loading illegal states and observing proper recovery.

### **Security Fuse**

After programming and verification, a PAL22V10 design can be secured by programming the security fuse. Once programmed, this fuse defeats readback of the internal programmed pattern by a device programmer, securing proprietary designs from competitors. When the security fuse is programmed, the array will read as if every fuse is programmed, and preload will be disabled.

### **Programming**

The PAL22V10 can be programmed on standard logic programmers. Approved programmers are listed in the Programmer Reference Guide.

### **Quality and Testability**


The PAL22V10 offers a very high level of built-in quality. Extra programmable fuses, test words and test columns provide a means of verifying performance of all AC and DC parameters. In addition, this verifies complete programmability and functionality of the device to provide the highest programming yields and post-programming functional yields in the industry.

### **Technology**

The AmPAL22V10A is fabricated with AMD's diffusion-isolated bipolar process. The array connections are formed with highly reliable PtSi fuse.

The PAL22V10-15, -10 and -7 are fabricated with AMD's diffusion-isolated bipolar process. This process reduces parasitic capacitances and minimum geometries to provide higher performance. The array connections are formed with PtSi fuses on the -15, and TiW fuses on the -7 and -10 for reliable operation.

# LOGIC DIAGRAM SKINNYDIP (PLCC/LCC) Pinouts



16559B-6



## ABSOLUTE MAXIMUM RATINGS

Storage Temperature ..... -65°C to +150°C  
Ambient Temperature with  
Power Applied ..... -55°C to +125°C  
Supply Voltage with  
Respect to Ground ..... -0.5 V to +7.0 V  
DC Input Voltage ..... -0.5 V to  $V_{CC} + 0.5$  V  
DC Input Current ..... -30 mA to +5 mA  
DC Output or I/O  
Pin Voltage ..... -0.5 V to  $V_{CC} + 0.5$  V  
Static Discharge Voltage ..... 2001 V

*Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ.*

## OPERATING RANGES

### Commercial (C) Devices

Ambient Temperature ( $T_A$ )  
Operating in Free Air ..... 0°C to +75°C  
Supply Voltage ( $V_{CC}$ )  
with Respect to Ground ..... +4.75 V to +5.25 V

*Operating ranges define those limits between which the functionality of the device is guaranteed.*

## DC CHARACTERISTICS over COMMERCIAL operating ranges unless otherwise specified

Parameter Symbol	Parameter Description	Test Conditions	Min	Max	Unit
$V_{OH}$	Output HIGH Voltage	$I_{OH} = -3.2$ mA $V_{IN} = V_{IH}$ or $V_{IL}$ $V_{CC} = \text{Min}$	2.4		V
$V_{OL}$	Output LOW Voltage	$I_{OL} = 16$ mA $V_{IN} = V_{IH}$ or $V_{IL}$ $V_{CC} = \text{Min}$		0.5	V
$V_{IH}$	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for all Inputs (Note 1)	2.0		V
$V_{IL}$	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs (Note 1)		0.8	V
$V_I$	Input Clamp Voltage	$I_{IN} = -18$ mA, $V_{CC} = \text{Min}$		-1.2	V
$I_{IH}$	Input HIGH Current	$V_{IN} = 2.7$ V, $V_{CC} = \text{Max}$ (Note 2)		25	$\mu\text{A}$
$I_{IL}$	Input LOW Current	$V_{IN} = 0.4$ V, $V_{CC} = \text{Max}$ (Note 2)		-100	$\mu\text{A}$
$I_I$	Maximum Input Current	$V_{IN} = 5.5$ V, $V_{CC} = \text{Max}$		1	mA
$I_{OZH}$	Off-State Output Leakage Current HIGH	$V_{OUT} = 2.7$ V, $V_{CC} = \text{Max}$ $V_{IN} = V_{IH}$ or $V_{IL}$ (Note 2)		100	$\mu\text{A}$
$I_{OZL}$	Off-State Output Leakage Current LOW	$V_{OUT} = 0.4$ V, $V_{CC} = \text{Max}$ $V_{IN} = V_{IH}$ or $V_{IL}$ (Note 2)		-100	$\mu\text{A}$
$I_{SC}$	Output Short-Circuit Current	$V_{OUT} = 0.5$ V, $V_{CC} = \text{Max}$ (Note 3)	-30	-130	mA
$I_{CC}$	Supply Current	$V_{IN} = 0$ V, Outputs Open ( $I_{OUT} = 0$ mA) $V_{CC} = \text{Max}$		180	mA

### Notes:

1. These are absolute values with respect to device ground and all overshoots due to system and/or tester noise are included.
2. I/O pin leakage is the worst case of  $I_{IL}$  and  $I_{OZL}$  (or  $I_{IH}$  and  $I_{OZH}$ ).
3. Not more than one output should be tested at a time. Duration of the short-circuit should not exceed one second.  $V_{OUT} = 0.5$  V has been chosen to avoid test problems caused by tester ground degradation.

**CAPACITANCE (Note 1)**

Parameter Symbol	Parameter Description	Test Conditions		Typ	Unit
C <sub>IN</sub>	Input Capacitance	V <sub>IN</sub> = 2.0 V	V <sub>CC</sub> = 5.0 V T <sub>A</sub> = 25°C f = 1 MHz	9	pF
C <sub>OUT</sub>	Output Capacitance	V <sub>OUT</sub> = 2.0 V		6	
				5	

**Note:**

1. These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.

**SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note 2)**

Parameter Symbol	Parameter Description		Min (Note 3)	Max	Unit
t <sub>PD</sub>	Input or Feedback to Combinatorial Output			15	ns
t <sub>S</sub>	Setup Time from Input, Feedback or SP to Clock		10		ns
t <sub>H</sub>	Hold Time		0		ns
t <sub>CO</sub>	Clock to Output			10	ns
t <sub>AR</sub>	Asynchronous Reset to Registered Output			20	ns
t <sub>ARW</sub>	Asynchronous Reset Width		15		ns
t <sub>ARR</sub>	Asynchronous Reset Recovery Time		10		ns
t <sub>SPR</sub>	Synchronous Preset Recovery Time		10		ns
t <sub>WL</sub>	Clock Width	LOW	6		ns
t <sub>WH</sub>		HIGH	6		ns
f <sub>MAX</sub>	Maximum Frequency (Note 4)	External Feedback	1/(t <sub>S</sub> + t <sub>CO</sub> )	50	MHz
		Internal Feedback (f <sub>CNT</sub> )		80	MHz
		No Feedback	1/(t <sub>WH</sub> + t <sub>WL</sub> )	83	MHz
t <sub>EA</sub>	Input to Output Enable Using Product Term Control			15	ns
t <sub>ER</sub>	Input to Output Disable Using Product Term Control			15	ns

**Notes:**

2. See Switching Test Circuit for test conditions.
3. Output delay minimums are measured under best-case conditions.
4. These parameters are not 100% tested, but are calculated at initial characterization and at any time the design is modified where frequency may be affected.

## ABSOLUTE MAXIMUM RATINGS

Storage Temperature . . . . .  $-65^{\circ}\text{C}$  to  $+150^{\circ}\text{C}$   
Ambient Temperature with  
Power Applied . . . . .  $-55^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$   
Supply Voltage with  
Respect to Ground . . . . .  $-0.5\text{ V}$  to  $+7.0\text{ V}$   
DC Input Voltage . . . . .  $-0.5\text{ V}$  to  $+5.5\text{ V}$   
DC Input Current . . . . .  $-30\text{ mA}$  to  $+5\text{ mA}$   
DC Output or I/O Pin Voltage . . .  $-0.5\text{ V}$  to  $V_{CC}\text{ Max}$

*Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ.*

## OPERATING RANGES

### Commercial (C) Devices

Ambient Temperature ( $T_A$ )  
Operating in Free Air . . . . .  $0^{\circ}\text{C}$  to  $+75^{\circ}\text{C}$   
Supply Voltage ( $V_{CC}$ )  
with Respect to Ground . . . . .  $+4.75\text{ V}$  to  $+5.25\text{ V}$

*Operating ranges define those limits between which the functionality of the device is guaranteed.*

## DC CHARACTERISTICS over COMMERCIAL operating ranges unless otherwise specified

Parameter Symbol	Parameter Description	Test Conditions	Min	Max	Unit
$V_{OH}$	Output HIGH Voltage	$I_{OH} = -3.2\text{ mA}$ $V_{IN} = V_{IH}$ or $V_{IL}$ $V_{CC} = \text{Min}$	2.4		V
$V_{OL}$	Output LOW Voltage	$I_{OL} = 16\text{ mA}$ $V_{IN} = V_{IH}$ or $V_{IL}$ $V_{CC} = \text{Min}$		0.5	V
$V_{IH}$	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for all Inputs (Note 1)	2.0		V
$V_{IL}$	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs (Note 1)		0.8	V
$V_I$	Input Clamp Voltage	$I_{IN} = -18\text{ mA}$ , $V_{CC} = \text{Min}$		-1.2	V
$I_{IH}$	Input HIGH Current	$V_{IN} = 2.7\text{ V}$ , $V_{CC} = \text{Max}$ (Note 2)		25	$\mu\text{A}$
$I_{IL}$	Input LOW Current	$V_{IN} = 0.4\text{ V}$ , $V_{CC} = \text{Max}$ (Note 2)		-100	$\mu\text{A}$
$I_I$	Maximum Input Current	$V_{IN} = 5.5\text{ V}$ , $V_{CC} = \text{Max}$		1	mA
$I_{OZH}$	Off-State Output Leakage Current HIGH	$V_{OUT} = 2.7\text{ V}$ , $V_{CC} = \text{Max}$ $V_{IN} = V_{IH}$ or $V_{IL}$ (Note 2)		100	$\mu\text{A}$
$I_{OZL}$	Off-State Output Leakage Current LOW	$V_{OUT} = 0.4\text{ V}$ , $V_{CC} = \text{Max}$ $V_{IN} = V_{IH}$ or $V_{IL}$ (Note 2)		-100	$\mu\text{A}$
$I_{SC}$	Output Short-Circuit Current	$V_{OUT} = 0.5\text{ V}$ , $V_{CC} = \text{Max}$ (Note 3)	-30	-90	mA
$I_{CC}$	Supply Current	$V_{IN} = 0\text{ V}$ , Outputs Open ( $I_{OUT} = 0\text{ mA}$ ) $V_{CC} = \text{Max}$		180	mA

### Notes:

1. These are absolute values with respect to device ground and all overshoots due to system and/or tester noise are included.
2. I/O pin leakage is the worst case of  $I_{IL}$  and  $I_{OZL}$  (or  $I_{IH}$  and  $I_{OZH}$ ).
3. Not more than one output should be tested at a time. Duration of the short-circuit should not exceed one second.  $V_{OUT} = 0.5\text{ V}$  has been chosen to avoid test problems caused by tester ground degradation.

**CAPACITANCE (Note 1)**

Parameter Symbol	Parameter Description	Test Conditions		Typ	Unit
C <sub>IN</sub>	Input Capacitance	V <sub>IN</sub> = 2.0 V	V <sub>CC</sub> = 5.0 V T <sub>A</sub> = 25°C f = 1 MHz	11	pF
				6	
C <sub>OUT</sub>	Output Capacitance	V <sub>OUT</sub> = 2.0 V		9	

**Note:**

1. These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.

**SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note 2)**

Parameter Symbol	Parameter Description		Min	Max	Unit
t <sub>PD</sub>	Input or Feedback to Combinatorial Output			25	ns
t <sub>s</sub>	Setup Time from Input, Feedback or SP to Clock		20		ns
t <sub>H</sub>	Hold Time		0		ns
t <sub>CO</sub>	Clock to Output			15	ns
t <sub>AR</sub>	Asynchronous Reset to Registered Output			30	ns
t <sub>ARW</sub>	Asynchronous Reset Width		25		ns
t <sub>ARR</sub>	Asynchronous Reset Recovery Time		35		ns
t <sub>SPR</sub>	Synchronous Preset Recovery Time		20		ns
t <sub>WL</sub>	Clock Width	LOW	15		ns
t <sub>WH</sub>		HIGH	15		ns
f <sub>MAX</sub>	Maximum Frequency (Note 3)	External Feedback	1/(t <sub>s</sub> + t <sub>CO</sub> )	28.5	MHz
t <sub>EA</sub>	Input to Output Enable Using Product Term Control			25	ns
t <sub>ER</sub>	Input to Output Disable Using Product Term Control			25	ns

**Notes:**

2. See Switching Test Circuit for test conditions.
3. These parameters are not 100% tested, but are calculated at initial characterization and at any time the design is modified where frequency may be affected.