4044




4K STATIC N-MOS RAM 4096 x 1, 450 ns, TTL In/Out

FEATURES

- 4096 words X 1 bit RAM
- High speed 450 ns ACCESS and CYCLE time
- Fully STATIC memory—no clock or refresh required
- Single +5V power supply
- 18-pin ceramic or plastic package
- Low power dissipation—275 mw max @ 70°C
- · Three-State, high impedance output
- TTL compatible interface
- Replaces 4 ea 1024 x 1 static RAMs

BLOCK DIAGRAM




GENERAL DESCRIPTION

SEMI's 4044 RAMs are fully STATIC 4096 word X 1 bit N-MOS Random Access Memories—requiring no external clocks, strobes or refresh circuitry. The high impedance THREE-STATE output reflects virtually no load, and is ideally suited for multiple-RAM, common bus applications. For simplicity, a single +5V input is the only power supply required. The 4044 is available in a choice of power dissipation (275 or 495 mw max) and plastic or ceramic packaging to meet your particular requirement. SEMI's 4044 is the first choice of designers everywhere—offering high performance, large (expandable) capacity and simplicity of interfacing.

TRUTH TABLE

s	$\overline{\mathbf{w}}$	D	Q	STATUS	MODE
Н	Don't Care	Don't Care	High Z	Deselect	Standby
L	Н	Don't Care	Data	Selected	READ
L	L	L	High Z	Selected	Write 0
L	L	Н	High Z	Selected	Write 1

PIN CONFIGURATION



EMM SEMI, INC.

A Subsidiary of Electronic Memories & Magnetics Corporation • 3883 North 28 Avenue, Phoenix, Arizona 85017 • (602) 263-0202

EMM SEMI 4044 450 NSEC, STATIC, 4096 X 1 N-MOS RAM

RECOMMENDED OPERATING CONDITIONS (TAMB = 0°C to 70°C)

PARAMETER	SYMBOL	MIN	NOM	MAX	UNIT
Supply Voltage	Vcc	4.5	5.0	5.5	Vdc
Input High Level	ViH	2.0		5.5	Vdc
Input Low Level	VIL	-0.5		0.8	Vdc

DC ELECTRICAL CHARACTERISTICS (Full Operating Voltage and Temperature Range)

CHARACTERISTIC	SYMBOL	MIN	TYP	MAX	UNIT	CONDITIONS
Input Leakage Current	lu	-10		+10	μΑ	Vin = -0.5 to +5.5V
Output Leakage Current	ILO	-10		+10	μΑ	Vout = 0.0 to 5.5V
Output Voltage High	Vон	2.4			Vdc	Іон = -1.0 ma, Vcc = 4.5V
Output Voltage Low	Vol			0.4	Vdc	lol = 3.2 ma
Power Supply Current						
4044	Icc		50	70	ma	Тамв = 25° C
	Icc			90	ma	Тамв = 70° C
L4044	Icc		35	40	ma	TAMB = 25° C
	Icc			50	ma	Тамв = 70° C

READ CYCLE—AC CHARACTERISTICS

CHARACTERISTIC	SYMBOL	MIN	TYP	MAX	UNIT	CONDITIONS
Read Cycle Time	TRC	450			ns	
Access Time	TA			450	ns	Full Operating Voltage and
Chip Enable to Output Enable	Tco			100	ns	Temperature Range
Data Valid After Address	Тона	10			ns	lemperature hange
Output Disable From Deselection	атоТ			100	ns	

WRITE CYCLE -- AC CHARACTERISTICS

PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	CONDITIONS
Write Cycle Time	Twc	450			ns	
Address To Write Time	Taw	0			ns	
Write Pulse Width	Tw	200			ns	
Write Recovery Time	Twr	0			ns	
Data Set Up Time	Tow	200			ns	
Data Hold Time	Тон	0			ns	Full Operating Voltage and
Output Disable From Write or Chip Enable	Тотw			100	ns	Temperature Range
Output Enabled After Write Disabled	Toe			100	ns	
Chip Select To Output Active	Tcx	20			ns	
Read, Modify-Write Cycle	Trwc	650			ns	

CAPACITANCE

PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	CONDITIONS
Input Capacitance	Cin		4	5	pF	Vоит = 0.0 to 5.5 V
Output Capacitance	Соит		4	5	pF	V001 - 0.0 to 3.5 V

EMM SEMI, INC.

A Subsidiary of Electronic Memories & Magnetics Corporation • 3883 North 28 Avenue, Phoenix, Arizona 85017 • (602) 263-0202

EMM SEMI 4044 450 NSEC, STATIC, 4096 X 1 N-MOS RAM

ABSOLUTE MAXIMUM RATINGS (See NOTE 1) (Referenced to GND)

RATING	VALUE	UNIT
Voltage to Any Pin With Respect to GND	-0.5 to +7.0	Vdc
Power Dissipation	1.6 (NOTE 2)	W
Current Into/From Output	50	ma
Operating Ambient Temperature Range (Тамв)	0 to 70	°C
Storage Temperature (TSTOR)	-55 to +150	°C

READ CYCLE TIMING ADDRESS SELECT S Toto I Tco - Tcx OUTPUT Q WRITE CYCLE TIMING ADDRESS CHIP SELECT § ENABLE W Тотw OUTPUT a >>> Tow Тон INPUT D **READ/MODIFY-WRITE CYCLE TIMING** ADDRESS A WRITE $\overline{w}_{V_{ij}}^{V_{iH}}$ CHIP SELECT S Tow INPUT D TOTD TOE Ουτρυτ α NOTES: 1. $\overline{\mathbf{W}}$ is high for a Read Cycle.

2. Tw is measured from the latter of \overline{S} or \overline{W} going low to the earlier of \overline{S} or \overline{W}

3. W or S must be high prior to a write cycle to prevent an erroneous write

going high.

during the address transitions.

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages.

NOTE 1: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERATING CONDITIONS. Exposure to higher than recommended or maximum voltages for extended periods of time could affect device reliability.

NOTE 2: At 25°C Ambient. Derate 13.5 mw/°C.

FUNCTIONAL DESCRIPTION

EMM SEMI's 4044 is a 4096 bit static RAM, organized in a 4096 word X 1 bit configuration. Each word is selectively accessed by address lines Ao through A₁₁, with data being read or written on separate data input/output lines (D and Q), as controlled by the Write Enable (W) or Chip Select (S) functions.

Since no address setup time is required, data access is quite simple. The 4044 is in a read mode whenever \overline{W} is high. With \overline{W} high and \overline{S} low, the array may be read by simply toggling the input address. Valid output data becomes available after time Ta, following each address change. However, should \overline{S} be used to control the read mode, valid data access time must be equal to or greater than Ta, but can not occur earlier than Tco from \overline{S} going low.

The write mode occurs whenever \overline{S} and \overline{W} are <u>both</u> low. Stored <u>data</u> is therefore preserved as long as either \overline{S} or \overline{W} is high.

Possible write modes are as follows:

- S is held low. Taw and Tw are then defined by W going from a high state to a low state and Twn is defined by W going from a low state to a high state
- 2. W is held low. S going low is then used to define Taw and Tw. S going high is used to define Twr.
- S and W are both used. Timing at the beginning of the cycle is then defined by the latter of S or W going low and timing at the end of the cycle is determined by the earlier of S or W going high.

The address must remain stable for the full write cycle. However, data inputs are not required to remain stable for the full cycle. The correct logic level will be entered as long as input data is stable for the time period Tow during the write cycle.

EMM SEMI, INC.

EMM SEMI 4044 450 NSEC, STATIC, 4096 X 1 N-MOS RAM

NOTES:

- Taw is measured from the latter of S or W going low.
- 2. Tw is measured from the <u>latter</u> of S or W going low to the earlier of S or W going high.
- Twn is measured from the earlier of S or W going high.
- 4. TDH and Tow are measured from the earlier of S or W going high.
- 5. Totw is measured from \overline{W} going low or \overline{S} going high, whichever occurs first.
- Timing diagrams are based on loading to simulate the capacitive effect of ten additional outputs plus the current loading effect of one TTL input.
- 7. Input pulse levels are 0.8 volts for logic low, to 2.0 volts for logic high.
- 8. Input rise and fall times are of equal value (10 ns).
- Timing is measured from the 1.5 volt level whether the level is going high or low.
- 10. The output line (Q) is a high impedance during the write mode, or when S is high. The input (D) always represents a high impedance.

ORDERING INFORMATION

DEVICE	ACCESS TIME	MAXIMUM POWER DISSIPATION	PACKAGE	TEMP. RANGE
4044-UCA	450 ns	495 mw	18-Pin Ceramic	0°C to 70°C
L4044-UCA	450 ns	275 mw	18-Pin Ceramic	0°C to 70°C
4044-UCB	450 ns	495 mw	18-Pin Plastic	0°C to 70°C
L4044-UCB	450 ns	275 mw	18-Pin Plastic	0°C to 70°C

EMM/SEMI reserves the right to make changes at any time in order to improve design and to supply the best product possible.

WARNING: MOS CIRCUITS ARE SUBJECT TO DAMAGE FROM STATIC DISCHARGE

Internal static discharge circuits are provided to minimize part damage due to environmental static electrical charge build-ups. Industry established recommendations for handling MOS circuits include:

- Ship and store product in conductive shipping tubes or in conductive foam plastic. Never ship or store product in non-conductive plastic containers or non-conductive plastic foam material.
- 2. Handle MOS parts only at conductive work stations.
- 3. Ground all assembly and repair tools.

Represented in Your Area By:



A Subsidiary of Electronic Memories & Magnetics Corporation 3883 North 28th Avenue, Phoenix, Arizona 85017 Telephone (602) 263-0202 • TWX 910-951-1383

PUBLISHED IN U.S.A. DECEMBER 1977

U

MAY O 4 1993

020305 Y. R