SEMI 4200 150NSEC, STATIC, TTL IN/OUT, 4096x1 N-MOS RAI

FEATURES

- Completely Static
- Access Time as low as 150 nsec max
- Cycle Time as low as 300 nsec max
- Typical Operating Power Under 450 mw.
- Typical Standby Power Under 35 mw.
- Data Retention with Low VDD
- Pin and Voltage Compatible with Standard
 22 Pin 4K Dynamic Rams
- TTL Compatible Three-State Outputs

- Fully Decoded
- Active Low Chip Select

GENERAL DESCRIPTION

The SEMI 4200 is an N-Channel MOS Random Access Memory,




organized as 4096 words by one bit. It uses a fully static memory cell which eliminates the need for any refresh or charge pump circuitry. All inputs can be driven by standard TTL devices and the three-state data output can directly drive one TTL load of any type.

The Chip Select input provides for simple

The Chip Select input provides for simple memory expansion and low system power, by putting unselected devices into a high output impedance and low power state. For additional power savings VDD can be reduced significantly, thus allowing data to be retained economically under battery power.

BLOCK DIAGRAM



PIN CONFIGURATION

A_N Address Inputs DI Data Input

DO Data Output
CS Chip Select Input

R/W Read/Write Input N/C No Internal Connection

Vss Ground

VBB Supply Voltage (-5V)
VCC Supply Voltage (+5V)
VDD Supply Voltage (+12V)

V₈₈ 14 2 2 V₈₈
A₈ 2 21 A₈
A₉ 3 20 A₄
A₁₀ 4 19 A₄
N/C 5 18 V₂
D 6 17 CS
D 7 16 N/C
A₈ 8 15 A₄
A₉ 14 A₄
A₄ 19 14 A₄
A₇ 10 13 A₈
A₈ 13 R₇
A₈ 11 12 R₇

PARAMETER	SYMBOL	MIN	NO™	MAX	UNIT
Supply Voltage	Veb	11.4	12.0	12.6	Vdc
Output Reference Voltage	Vac	4.75	50	5.25	Vac
Substrate Voltage	V _{BB}	4.5	-5	-5.5	Vac
Input High Level	V·h	2.4		5.25	Vac
Input Low Level	VIL	- 0.1	_	0.7	Vac
Chip Select High Level	Vсн	8	12	15	Vac
Chip Select Low Level	Val	1		0.5	Vac

*****	I	420	00A	420	0B	1	
CHARACTERISTICS	SYMBOL	MIN	MAX	MIN	MAX	UNIT	CONDITIONS
Input Current	Lis	20	20	_20	. 20	-A	V . 0.7V or 5V
Chip Select Input Current	los	_20	. 20	20	- 20	A	Vas 0.5V or 12V
Output "Low" Voltage	Vol	_	0.5	_ `	0.5	Vdc	I _{DL} 2.0 mA Fig. 5
Output "High" Voltage	· Von	2.7	Vac	2.7	Vcc	Vdc	- Ta= =: 500 -A Fig.5
Output Current (Unselected)	120	20	- 20	20 ·	20	- A	Vaur - 2,7V, Vas 12\
Supply Current (Selected and Averaged Over One Cycle) 4200A 4200B csw 200 150 c 350 300 For Other Conditions See Figure 3	: [pp	_	. 50	 	55	mA	Tawa 25 C Vop 12V Voc 5V Vse 5V Vos 12V
Supply Current (Unselected) Substrate Current			5 15 3		5 15 —3	- <u>mA</u> - mA	- Vap= 12V - Vap 5V - Vap= -5V
Reference Supply Current	loc		100		100	A	Vas 12V
Standby TAMB 25			. 2	. <u> </u>	2	mA	Vesit 4V to 15V Vesit 4V
Reduced Tage 70	C lose				6	mΔ	Vss=4V

READ CYCLE - AC CHARACTERISTICS

		420	00A	42	00B	1 1	
CHARACTERISTICS	SYMBOL	MIN	MAX	MIN	MAX	UNIT	CONDITIONS
Chip Select Read Pulse Width	Tosa	200		150	· · · ·	ns	
Chip Select Rise and Fall Time*	Tor ,Tor		100	_	100	ns	FULL
Set Up Time	TP	0	_	0	_	ns	OPERATING
Access Time	TA		200		150	ns	VOLTAGE
Cycle Time, T _{CR} =-T _{CF} 10ns	Τc	350		300	·	ns	AND
Data Hold Time	Tч	100		100	_	ns	TEMPERATURE
Output Recovery Time	Ton	10		10		ns	RANGE
Read Recovery Time	Тсяя	125		125	-	ns	

WRITE CYCLE - AC CHARACTERISTICS

		42	00A	42	00B		
CHARACTERISTICS	SYMBOL	MIN	MAX	MIN	MAX	UNIT	CONDITIONS
Chip Select Write Pulse Width	Tosw	200	-	150		ns	
Chip Select Rise and Fall Time*	Tor ,Tor	_	100		100	ns	FULL
Set Up Time	Tp	0	· –	0		ns	OPERATING VOLTAGE
Cycle Time, Tone 10ns	To	350	_	300		ns	AND
Data Hold Time	Тн	100		100	-	ns	TEMPERATURE RANGE
Write Recovery Time	Town	125		125		ns	MANGE

^{*}Typical Chip Select Rise and Fall Time (ToR and ToF) is 10 ns For Read and Write Cycle

CAPACITANCE (Over Full Temperature Range and Worst Case Voltage Conditions)

CHARACTERISTICS	SYMBOL	MIN	TYP	MAX	UNIT	CONDITIONS
Input Capacitance (Except Chip Select)	C:N		4	6	рF	V _{IN} 2.4V
Input Capacitance Chip Select	Cos		6	10	рF	V _{CS} 12V or 0V
Output Capacitance	Со	-	6	8	pF	Vo 2.7V Vcs 12V



ABSOLUTE MAXIMUM RATINGS (See Note 1) (Referenced to GND)

RATING	SYMBOL	VALUE	UNIT
	VDD	—.5 to ⋯18	Vdc
Supply Voltages	Vcc	.5 to ···7	Vdc
	Vвв	· .5 to −18	Vdc
Input & Output Voltages (Except Chip Select)	Vı, Vo	V _{BB} to15	Vdc
Chip Select Input Voltage	Vcs	VBB to 15	Vdc
Power Dissipation	PD	1.6 (Note 2)	W
Operating Ambient Temperature Range	Тамв	0 to -70	C
Storage Temperature Range		65 to150	°C

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.

NOTE 1: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERATING CONDITIONS. Exposure to higher than recommended or maximum voltages for extended periods of time could affect device reliability.

NOTE 2: At 25°C ambient, Derate 13.5mw/°C.

Figure 1 — READ CYCLE





Figure 2 - WRITE CYCLE






Figure 3. OPERATING IDD AS A FUNCTION OF CYCLE TIME




Figure 4. MEMORY CELL




Figure 5. OUTPUT TEST LOAD




Figure 6. TYPICAL CHIP SELECT DRIVER

FUNCTIONAL DESCRIPTION

EMM/SEMI 4200 is a 4096 bit static RAM with memory cells organized in an array of 64 rows by 64 columns (4096 words x 1 bit). Each memory cell is addressed by simultaneously decoding the X addresses (A_0 through A_5) for the rows and the Y addresses (A_6 through A_{11}) for the columns. Data is written or read on separate input (DI) and output (\overline{DO}) pins. Logic level 1 is represented by a high state on pin DI but is represented on \overline{DO} by a low state. The operation of the memory is controlled by \overline{CO} and \overline{CO} and \overline{CO} write (\overline{CO}) and \overline{CO} write (\overline{CO}).

When \overline{CS} is high, all pins are in an inoperative high impedance state, and power is supplied only to the memory elements.

When \overline{CS} is low, the memory is enabled for reading or writing.


The negative going edge of \overline{CS} begins timing for a read cycle. Data on \overline{R}/W and address pins (A_N) must be stable for time T_H. \overline{R}/W and A_N will then have been latched into D type flip flops and no longer need to be held stable. Output data will be presented on \overline{DO} within time T_A and will remain until time T_{DR} after \overline{CS} goes high. Data will then be invalid. After time T_C another read or write cycle can be initiated.

The negative going edge of \overline{CS} also begins timing for a write cycle. \overline{R}/W , A_N and DI must be held stable for time T_H . These inputs will then have been latched and DI will be entered within time T_{CSW} . Another read or write cycle can be initiated after time T_C .


The memory cells (because they are cross coupled high impedance static cells) will retain data down to $V_{DD}=4V$, $V_{BB}=-4V$.


EMM SEMI 4200 150NSEC, STATIC, TTL IN/OUT, 4096x1 N-MOS RAN

CERAMIC PACKAGE DIMENSIONS




	MILLIM	ETERS	INC	HES	
DIM	MIN	MAX	MIN	MAX	
Α	27.1	27.8	1.065	1.095	
В	-	3.56		0.140	
С	0.38	0.53	0.015	0.023	
D	8.64	10.8	0.340	0.425	
E	2.29	2.79	0.090	0.110	
F	0.64	1.65	0.025	0.065	
G	0.20	0.30	0.008	0.012	
J	2.54	3.81	0.100	0.150	
К	10.2	REF	0.4 REF		






PLASTIC PACKAGE DIMENSIONS



	MILLIN	IETERS	INC	HES
DIM	MIN	мах	MIN	MAX
Α	25.4	29.72	1.000	1.17
В	8.64	9.14	.340	.360
С	4.32	5.08	.170	.200
D	.36	.56	.014	.022
E	.76	1.52	.030	.060
F	2.41	2.67	.095	.105
G	1.02	2.03	.040	.080
Н	.20	.31	.608	.012
J	9.65	10.16	.380	.400
K	0	15	0	15
L	.51	1.02	.020	.040
М	2.54	3.56	.100	.140





ORDERING INFORMATION

	Sp	eed		
Part Number	Access	Cycle	Package	Temperature Range
4200ACC	200	350	Ceramic	0°C to −70°C
4200ACP	200	350	Plastic	0°C to70°C
4200BCC	150	300	Ceramic	0°C to −70°C
4200BCP	150	300	Plastic	0°C to ─70°C

WARNING:

MOS CIRCUITS ARE SUBJECT TO DAMAGE FROM STATIC DISCHARGE

Internal static discharge circuits are provided to minimize part damage due to environmental static electrical charge build-ups. Industry established recommendations for handling MOS circuits include:

- 1. Ship and store product in conductive shipping tubes or in conductive foam plastic. Never ship or store product in non-conductive plastic containers or non-conductive plastic foam material.
- 2. Handle MOS parts only at conductive work stations.
- 3. Ground all assembly and repair tools.

Represented in Your Area By:		



A Subsidiary of Electronic Memories & Magnetics Corporation 3883 North 28th Avenue, Phoenix, Arizona 85017 Telephone (602) 263-0202 • TWX 910-951-1383