Advance Information

256K x 4 CMOS Dynamic RAM Page Mode

ELECTRICALLY TESTED PER: MPG514256A

The 514256A is a 1.0μ CMOS high-speed, dynamic random access memory. It is organized as 262,144 four-bit words and fabricated with CMOS silicon-gate process technology. Advanced circuit design and fine line processing provide high performance, improved reliability, and low cost.

The 514256A requires only nine address lines; row and column address inputs are multiplexed. The 514256A is available in a 300 mil, 20 lead ceramic DIL and in a 350 x 675 mil, 20/26 lead surface-mount LCC package.

- Three-State Data Outputs
- Fast Page Mode
- TTL-Compatible Inputs and Outputs
- RAS Only Refresh
- CAS Before RAS Refresh
- Hidden Refresh
- 512 Cycle Refresh: 514256A = 8 ms
- Unlatched Data Out at Cycle End Allows Two Dimensional Chip Selection
- Fast Access Time (tRAC): 514256A-8 = 80 ns (Max)

514256A-9 = 90 ns (Max) 514256A-11 = 110 ns (Max)

514256A-12 = 120 ns (Max)

Low Active Power Dissipation: 514256A-8 = 495 mW (Max)

514256A-9 = 440 mW (Max) 514256A-11 = 385 mW (Max) 514256A-12 = 330 mW (Max)

• Low Standby Power Dissipation: 514256A = 5.5 mW (Max, CMOS Levels)

514256A

Commercial Plus and Mil/Aero Applications

AVAILABLE AS

JAN: N/A SMD: N/A

3) 883:514256A-XX/BXAJC

X = CASE OUTLINE AS FOLLOWS:

PACKAGE: DIL:R LCC: U

XX = Speed in ns (8, 9, 11, 12) The letter "M" appears after the

speed on LCC.

ABSOLUTE MAXIMUM RATINGS


Rating	Symbol	Value	Unit
Power Supply Voltage	VCC	- 1.0 to +7.0	V
Voltage Relative to VSS for Any Pin Except VCC	V _{in} , V _{out}	- 1.0 to +7.0	٧
Data Out Current	lout	50	mA
Power Dissipation	PD	1.0	W
Operating Temperature Range	TA	-55 to +125	°C
Storage Temperature Range	T _{stq}	-65 to +150	°C

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit.

This document contains information on a new product. Specifications and information herein are subject to change without notice.

BLOCK DIAGRAM



MOTOROLA SC {MEMORY/ASI LSE D

				PIN ASSI	GNMENTS				· · · · · · · · · · · · · · · · · · ·
Function	Case 729-02 DIL	Case 756E-01 LCCC	Burn-In Condition		Function	Case 729-02 DIL	Case 756E-01 LCCC		rn-In dition
	,		Static	Dynamic				Static	Dynamic
DQ0	1	1	High	A21	A4	11	14	Low	1/2 A3
DQ1	2	2	High	A21	A5	12	15	Low	1/2 A4
W	3	3	High	Ā20	A5	13	16	Low	1/2 A5
RAS	4	4	High	1.6µs 4µs	A7	14	17	Low	1/2 A6
NC	5	5	NC	NC	A8	15	18	Low	1/2 A7
A0	6	9	Low	250kHz	G	16	22	Vcc	Vcc
A1	7	10	Low	1/2 A0	CAS	17	23	High	0.8μs 1.2μs
A2	8	11	Low	1/2 A1	DQ2	18	24	High	A21
A3	9	12	Low	1/2 A2	DQ3	19	25	High	A21
V _{CC}	10	13	vcc ‡	vcc ţ	Vss	20	26	Gnd	Gnd

DC OPERATING CONDITIONS AND CHARACTERISTICS

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, T_A = -55 \text{ to} + 125^{\circ}\text{C}, \text{Unless Otherwise Noted})$

RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Min	Тур	Max	Unit	Notes
Supply Voltage (Operating Voltage Range)	Vcc	4.5	5.0	5.5	٧	1
	Vss	0	0	0]	
Logic High Voltage, All Inputs	ViH	2.4	_	6.5	V	1
Logic Low Voltage, All Inputs	VIL	-1.0	_	0.8	V	1

DC CHARACTERISTICS

Characteristic	Symbol	Min	Max	Unit	Notes
V_{CC} Power Supply Current 514256A-8, t_{RC} = 150 ns 514256A-9, t_{RC} = 170 ns 514256A-11, t_{RC} = 200 ns 514256A-12, t_{RC} = 220 ns	ICC1	_ _ _ _	90 80 70 60	mA	2
V _{CC} Power Supply Current (Standby) (RAS = CAS = V _{IH})	ICC2	_	4.0	mA	
V_{CC} Power Supply Current During \overline{RAS} only Refresh Cycles (\overline{CAS} = V_{IH}) 514256A-8, t_{RC} = 150 ns 514256A-9, t_{RC} = 170 ns 514256A-11, t_{RC} = 200 ns 514256A-12, t_{RC} = 220 ns	lcc3	_ _ _	90 80 70 60	mA	2
V _{CC} Power Supply Current During Fast Page Mode Cycle (RAS = V _{IL}) 514256A-8, tp _C = 45 ns 514256A-9, tp _C = 50 ns 514256A-11, tp _C = 60 ns 514256A-12, tp _C = 65 ns	I _{CC4}	_ _ _	70 60 50 40	mA	2, 3
V_{CC} Power Supply Current (Standby) ($\overline{RAS} = \overline{CAS} = V_{CC} -0.2 \text{ V}$) 514256A	I _{CC5}	_	2.0	mA	
V_{CC} Power Supply Current During \overline{CAS} Before \overline{RAS} Refresh Cycle 514256A-8, t_{RC} = 150 ns 514256A-9, t_{RC} = 170 ns 514256A-11, t_{RC} = 200 ns 514256A-12, t_{RC} = 220 ns	ICC6		90 80 70 60	mA	2
Input Leakage Current (0 V ≤ V _{in} ≤ 6.5 V)	l _{lkg(l)}	-10	10	μА	
Output Leakage Current (CAS = V _{IH} , 0 V ≤ V _{OUt} ≤ 5.5 V)	l _{lkg(O)}	-10	10	μА	
Output High Voltage (IOH = -5 mA)	Voн	2.4		٧	
Output Low Voltage (I _{OL} = 4.2 mA)	V _{OL}	-	0.4	V	

CAPACITANCE (f = 1.0 MHz, TA = 25°C, VCC = 5 V, Periodically Sampled Rather Than 100% Tested)

Parameter		Symbol	Max	Unit	Notes
Input Capacitance	A0-A8	C _{in}	5.0	рF	4
	G, RAS, CAS, W		7.0	pF	4
Output Capacitance (CAS = VIH to Disable Output)	DQ0-DQ3	C _{out}	7.0	pF	4

NOTES: 1.All voltages referenced to VSS.

2. Current is a function of cycle rate and output loading; maximum current is measured at the fastest cycle rate with the output open.

3. Measured with one address transition per page mode cycle.

4. Capacitance measured with a Boonton Meter or effective capacitance calculated from the equation: $C = I\Delta t/\Delta V$.

AC OPERATING CONDITIONS AND CHARACTERISTICS

($V_{CC} = 5.0 \text{ V} \pm 10\%$, $T_A = -55 \text{ to} + 125^{\circ}\text{C}$, Unless Otherwise Noted)

READ, WRITE, AND READ-WRITE CYCLES

Parameter	Symbol		514256A-8		5142	56A-9	5142	56A-11	5142	56A-12		
Parameter	Standard	Alt.	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Notes
Random Read or Write Cycle Time	^t RELREL	tRC	150	_	170	_	200	_	220	_	ns	5-9
Read-Write Cycle Time	[†] RELREL	tRMW	205	_	225	_	265	_	275		ns	5-9
Fast Page Mode Cycle Time	†CELCEL	tPC	45	_	50	_	60	_	65	-	ns	5-8
Fast Page Mode Read-Write Cycle Time	†CELCEL	tPRMW	100	_	105	<u>.</u>	120	_	125	_	ns	5-8
Access Time from RAS	^t RELQV	^t RAC	1	80	_	90	_	110	_	120	ns	5-8, 10, 11
Access Time from CAS	tCELQV	^t CAC	_	25	_	25	_	25		25	ns	5-8, 10, 12
Access Time from Column Address	^t AVQV	^t AA	_	40	_	45	_	55	_	60	ns	5-8, 10, 13
Access Time from Precharge CAS	[†] CEHQV	^t CPA	_	40	_	45	_	55	-	60	ns	5-8, 10
CAS to Output in Low-Z	[†] CELQX	^t CLZ	0	_	0	_	0	_	0		ns	5-8, 10
Output Buffer and Turn-Off Delay	†CEHQZ	[†] OFF	0	20	0	20	0	20	0	20	ns	5-8, 14
Transition Time (Rise and Fall)	tŢ	tΤ	_	50	-	50	_	50	-	50	ns	5-8
RAS Precharge Time	^t REHREL	tRP	60	_	70	_	80	_	90	_	ns	5-8
RAS Pulse Width	^t RELREH	t _{RAS}	80	10,000	90	10,000	110	10,000	120	10,000	ns	5-8
RAS Pulse Width (Fast Page Mode)	^t RELREH	†RASP	80	100,000	90	100,000	110	100,000	120	100,000	ns	5-8
RAS Hold Time	^t CELREH	tRSH	20		20	_	25	_	25	_	ns	5-8
CAS Hold Time	^t RELCEH	tCSH	80		90		110	_	120	_	ns	5-8
CAS Pulse Width	^t CELCEH	tCAS	25	10,000	25	10,000	30	10,000	35	10,000	ns	5-8
RAS to CAS Delay Time	†RELCEL	†RCD	25	60	25	70	30	80	35	95	ns	5-8, 15
RAS to Column Address Delay Time	†RELAV	tRAD	15	40	15	45	20	55	20	60	ns	5-8, 16
CAS to RAS Precharge Time	[†] CEHREL	tCRP	5	_	5	-	10	_	10	_	ns	5-8
CAS Precharge Time	[†] CEHCEL	^t CPN	10	_	10	_	15	-	15	_	ns	5-8
CAS Precharge Time (Page Mode Cycle Only)	†CEHCEL	t _{CP}	10	-	10	_	10	_	10		ns	5-8

MOTOROLA SC {MEMORY/ASI 65E D

READ, WRITE, AND READ-WRITE CYCLES (continued)

Donort	Symbol		514256A-8		514256A-9		514256A-11		514256A-12		Unit	Notes	
Parameter	Standard	Alt.	Min	Max	Min	Max	Min	Max	Min	Max	0,,,,,	Notes	
Row Address Setup Time	^t AVREL	tasr	0	_	0	_	0	ı	0	_	ns	5-8	
Row Address Hold Time	†RELAX	^t RAH	10	_	10		15	_	15		ns	5-8	
Column Address Setup Time	tAVCEL	^t ASC	0	_	0		0	_	0		ns	5-8	
Column Address Hold Time	[†] CELAX	^t CAH	15		15		20	_	20	_	ns	5-8	
Column Address Hold Time Referenced to RAS	†RELAX	^t AR	60	_	65	1	80	_	85	_	ns	5-8	
Column Address to RAS Lead Time	^t AVREH	[†] RAL	40		45	_	55	_	60	_	ns	5-8	
Read Command Setup Time	tWHCEL	tRCS	0	_	0	_	0	_	0	_	ns	5-8	
Read Command Hold Time	†CEHWX	tRCH	0		0	_	0		0	_	ns	5-8, 17	
Read Command Hold Time Referenced to RAS	^t REHWX	tRRH	0	_	0	_	0		0	_	ns	5-8, 17	
Write Command Hold Time Referenced to CAS	tCELWH	tWCH	15	_	15	_	20		20	_	ns	5-8	
Write Command Hold Time Referenced to RAS	[†] RELWH	twcn	60	_	65	_	80	_	85	_	ns	5-8	
Write Command Pulse Width	twLwH	twp	15	_	20		20	_	20	_	ns	5-8	
Write Command to RAS Lead Time	tWLREH	tRWL	20	_	20		25	_	25	_	ns	5-8	
Write Command to CAS Lead Time	tWLCEH	tCWL	20		20	_	25	_	25	_	ns	5-8	
Data In Setup Time	†DVCEL	tDS	0	_	0		0	_	0	_	ns	5-8, 18	
Data In Hold Time	[†] CELDX	^t DH	15	_	20	_	20	_	20	_	ns	5-8, 18	
Data In Hold Time Referenced to RAS	†RELDX	tDHR	60		65		80		85	_	ns	5-8	
Refresh Period 514256A	†RVRV	^t RFSH	_	8.0	_	8.0		8.0		8.0	ms	5-8	
Write Command Setup Time	tWLCEL	twcs	0	_	0		0	_	0		ns	5-8, 19	
CAS to Write Delay	†CELWL	tCWD	50	_	50	_	60	_	60	_	ns	5-8, 19	
RAS to Write Delay	†RELWL	tRWD	100	_	120	_	140		150	_	ns	5-8, 19	


MOTOROLA SC (MEMORY/ASI 65E D

READ, WRITE, AND READ-WRITE CYCLES (continued)

	Symbol		514256A-8		514256A-9		514256A-11		514256A-12			Notes
Parameter	Standard	Alt.	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Notes
Column Address to Write Delay Time	†AVWL	tAWD	70	_	75	_	90	_	95	_	ns	5-8, 19
CAS Setup Time for CAS Before RAS Refresh	[†] RELCEL	tCSR	10	_	10	_	10	_	10	_	ns	5-8
CAS Hold Time for CAS Before RAS Refresh	†RELCEH	^t CHR	30	_	30	_	30	_	30	-	ns	5-8
RAS Precharge to CAS Active Time	†REHCEL	^t RPC	0	_	0	_	0	_	0	_	ns	5-8
CAS Precharge Time for CAS Before RAS Counter Test	†CEHCEL	[†] CPT	40	_	40	_	50	_	50	-	ns	5-8
RAS Hold Time Referenced to G	^t GLREH	^t ROH	10	_	10	_	20	_	20	_	ns	5-8
G Access Time	tGLQV	†GA	_	20	_	20	_	25	_	25	ns	5-8
G to Data Delay	^t GLHDX	tGD	20	_	20		25	_	25	_	ns	5-8
Output Buffer Turn-Off Delay Time from $\overline{\mathbb{G}}$	†GHQZ	t G Z	0	25	0	25	0	30	0	30	ns	5-8, 14
G Command Hold Time	twlgl	tgн	25	_	25	_	30	_	30	_	ns	5-8


NOTES:

- 5. VIH min and VIL max are reference levels for measuring timing of input signals. Transition times are measures between VIH and VIL.
- 6. An initial pause of 200 µs is required after power-up followed by 8 RAS cycles before proper device operation is guaranteed.
- The transition time specification applies for all input signals. In addition to meeting the transition rate specification, all input signals
 must transition between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}) in a monotonic manner.
- AC measurements t_T = 5.0 ns.
- The specifications for t_{RC} (min) and t_{RMW} (min) are used only to indicate cycle time at which proper operation over the full temperature range (0°C ≤ T_A ≤ 70°C) is assured.
- Measured with a current load equivalent to 2 TTL (-200 μA, +4 mA) loads and 100 pF with the data output trip points set at VOH = 2.0 V and VOL = 0.8 V.
- 11. Assumes that $t_{RCD} \le t_{RCD}$ (max).
- Assumes that t_{RCD} ≥ t_{RCD} (max).
- Assumes that t_{RAD} ≥ t_{RAD} (max).
- 14. t_{OFF} (max) and/or t_{GZ} (max) defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
- 15. Operation within the t_{RCD} (max) limit ensures that t_{RAC} (max) can be met. t_{RCD} (max) is specified as a reference point only; if t_{RCD} is greater than the specified t_{RCD} (max) limit, then access time is controlled exclusively by t_{CAC}.
- 16. Operation within the t_{RAD} (max) limit ensures that t_{RAC} (max) can be met. t_{RAD} (max) is specified as a reference point only; if t_{RAD} is greater than the specified t_{RAD} (max), then access time is controlled exclusively by t_{AA}.
- 17. Either t_{RRH} or t_{RCH} must be satisfied for a read cycle.
- These parameters are referenced to CAS leading edge in random write cycles and to W leading edge in delayed write or read-write cycles.
- 19. t_{WCS}, t_{RWD}, t_{CWD}, and t_{AWD} are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only; if t_{WCS} ≥ t_{WCS} (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if t_{CWD} ≥ t_{CWD} (min), t_{RWD} ≥ t_{RWD} (min), and t_{AWD} ≥ t_{AWD} (min), the cycle is a read-write cycle and the data out will contain data read from the selected cell. If neither of these sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.




COMMERCIAL PLUS AND MIL/AERO APPLICATIONS MEMORY DATA


G CONTROLLED LATE WRITE CYCLE




READ-WRITE CYCLE



FAST PAGE MODE READ CYCLE




FAST PAGE MODE EARLY WRITE CYCLE




COMMERCIAL PLUS AND MIL/AERO APPLICATIONS MEMORY DATA

FAST PAGE MODE READ-WRITE CYCLE




MOTOROLA SC {MEMORY/ASI LSE D .


RAS ONLY REFRESH CYCLE (W and G are Don't Care)




CAS BEFORE RAS REFRESH CYCLE (W, G, and A0-A8 are Don't Care)




MOTOROLA SC {MEMORY/ASI 65E D



HIDDEN REFRESH CYCLE (EARLY WRITE)



CAS BEFORE RAS REFRESH COUNTER TEST CYCLE



MOTOROLA SC {MEMORY/ASI LSE D

DEVICE INITIALIZATION

On power-up an initial pause of 200 microseconds is required for the internal substrate generator to establish the correct bias voltage. This has to be followed by a minimum of eight active cycles of the row address strobe (RAS) to initialize all dynamic nodes within the RAM. During an extended inactive state (greater than 8 milliseconds with the device powered up), a wake up sequence of eight active cycles is necessary to assure proper operation.

ADDRESSING THE RAM

The nine address pins on the device are time multiplexed at the beginning of a memory cycle by two clocks, row address strobe (RAS) and column address strobe (CAS), into two separate 9-bit address fields. A total of eighteen address bits. nine rows and nine columns, will decode one of the 262,144 bit locations in the device. RAS active (VII) transition is followed by CAS active transition (after tRCD minimum delay) for all read or write cycles. The delay between \overline{RAS} and \overline{CAS} active transitions, referred to as the multiplex window, gives a system designer flexibility in setting up the external addresses into the RAM.

The external CAS signal is ignored until an internal RAS signal is available. This gate feature on the external CAS clock enables the internal CAS line as soon as the row addressholdtime(trah) specification is met (and definestron minimum). The multiplex window can be used to absorb skew delays in switching the address bus from row to column addresses and in generating the CAS clock.

There are two other variations in addressing the 256K x 4 RAM: RAS only refresh cycle and CAS before RAS refresh cycle. Both are discussed in separate sections that follow.

READ CYCLE

The DRAM may be read with four different cycles; normal random read cycle, page mode read cycle, read-write cycle. and page mode read-write cycle. The normal read cycle is outlined here, while the other cycles are discussed in separate sections.

The normal read cycle begins as described in ADDRESSING THE RAM, with RAS and CAS active transitions latching the desired bit location. The write (\overline{W}) input level must be high (VIH), tRCS (minimum) before the CAS active transition, to enable read mode.

Both the RAS and CAS clocks trigger a sequence of events which are controlled by several delayed internal clocks. The internal clocks are linked in such a manner that the read access time of the device is independent of the address multiplex window. Both CAS and output enable (G) control read access time: CAS must be active before or at tRCD maximum and \overline{G} must be active t_{RAC} - t_{GA} (both minimum) after RAS active transition to guarantee valid data out (Q) at trac (access time from RAS active transition). If the trace maximum is exceeded and/or $\overline{\mathbf{G}}$ active transition does not occur in time, read access time is determined by either the CAS or G clock active transition (tCAC or tGA).

The RAS and CAS clocks must remain active for a minimum timeortRAS and tCAS, respectively, to complete the read cycle. \overline{W} must remain high throughout the cycle, and for time tRRH or tRCH after RAS or CAS inactive transition, respectively, to maintain the data at that bit location. Once RAS transitions to inactive, it must remain inactive for a minimum time of tap to precharge the internal device circuitry for the next active cycle. Q is valid, but not latched, as long as the \overline{CAS} and \overline{G} clocks are active. When either the CAS or G clock transitions to inactive, the output will switch to High Z, tOFF or tGZ after inactive transition.

WRITE CYCLE

The DRAM may be written with any of four cycles: early write, late write, page mode early write, and page mode read-write. Early and late write modes are discussed here. while page mode write operations are covered in another section.

A write cycle begins as described in ADDRESSING THE **RAM.** Write mode is enabled by the transition of \overline{W} to active (VII). Early and late write modes are distinguished by the active transition of W, with respect to CAS. Minimum active time thas and toas, and precharge time the apply to write mode, as in the read mode.

An early write cycle is characterized by \overline{W} active transition at minimum time tWCS before CAS active transition. Date in (D) is referenced to \overline{CAS} in an early write cycle. \overline{RAS} and \overline{CAS} clocks must stay active for the and town, respectively, after the start of the early write operation to complete the cycle.

Q remains High Z throughout an early write cycle because W active transition precedes or coincides with CAS active transition, keeping data out buffers disable, effectively disabling G.

A late write cycle (referred to as G controlled write) occurs when \overline{W} active transition is made after \overline{CAS} active transition. \overline{W} active transition could be delayed for almost 10 microsecondsafter CAS active transition, (tRCD+tCWD+tRWL + tŢ) ≤ tRAS, if timing minimums tRCD, tRWL, and tŢ are maintained. D is referenced to \overline{W} active transition in a late write cycle. Output buffers are enabled by CAS active transition but Q may be indeterminate - see note 15 of AC operating conditions table. Parameters tRWL and tCWL also apply to late write cycles.

READ-WRITE CYCLE

A read-write cycle performs a read and then a write at the same address, during the same cycle. This cycle is basically a late write cycle, as discussed in the WRITE CYCLE section, except W must remain high for town minimum after the CAS active transition, to guarantee valid Q before writing the bit.

PAGE MODE CYCLES

Page mode allows fast successive data operations at all 512 column locations on a selected row of the 256K x 4 dynamic RAM. Read access time in page mode (tCAC) is typically half the regular RAS clock access time, tRAC. Page mode operation consists of keeping RAS active while toggling CAS between VIH and VIL. The row is latched by RAS active transition, while each CAS active transition allows selection of a new column location on the row.

A page mode cycle is initiated by a normal read, write, or read-write cycle, as described in prior sections. Once the timing requirements for the first cycle are met, CAS transitions to inactive for minimum top, while RAS remains low (VII). The second CAS active transition while RAS is low initiates the first

page mode cycle (tpc or tpRWc). Either a read, write, or read-write operation can be performed in a page mode cycle, subject to the same conditions as in normal operation (previously described). These operations can be intermixed in consecutive page mode cycles and performed in any order. The maximum number of consecutive page mode cycles is limited by tpasp. Page mode operation is ended when RAS transitions to inactive, coincident with or following CAS inactive transition.

REFRESH CYCLES

The dynamic RAM design is based on capacitor charge storage for each bit in the array. This charge degrades with time and temperature, thus each bit must be periodically refreshed (recharged) to maintain the correct bit state. Bits in the 514256A require refresh every 8 milliseconds.

Refresh is accomplished by cycling through the 512 row addresses in sequence within the specified refresh time. All the bits on a row are refreshed simultaneously when the row is addressed. Distributed refresh implies a row refresh every 15.6 microseconds for the 514256A. Burst refresh, a refresh of all 512 rows consecutively, must be performed every 8 milliseconds.

A normal read, write, or read-write operation to the RAM will refresh all the bits (2048) associated with the particular row decoded. Three other methods of refresh, RAS only refresh, CAS before RAS refresh, and Hidden refresh are available on this device for greater system flexibility.

RAS-ONLY REFRESH

 \overline{RAS} -only refresh consists of \overline{RAS} transition to active, latching the row address to be refreshed, while \overline{CAS} remains high (VIH) throughout the cycle. An external counter is employed to ensure all rows are refreshed within the specified limit.

CAS BEFORE RAS REFRESH

CAS before RAS refresh is enabled by bringing CAS active before RAS. This clock order activates an internal refresh

counter that generates the row address to be refreshed. External address lines are ignored during the automatic refresh cycle. The output buffer remains at the same state it was in during the previous cycle (hidden refresh).

Hidden Refresh

Hidden refresh allows cycles to occur while maintaining valid data at the output pin. Holding \overline{CAS} active at the end of a read or write cycle, while \overline{RAS} cycles inactive for the and back to active, starts the hidden refresh. This is essentially the execution of a \overline{CAS} before \overline{RAS} refresh from a cycle in progress (see Figure 1).

CAS BEFORE RAS REFRESH COUNTER TEST

The internal refresh counter of this device can be tested with a CAS before RAS refresh counter test. This test is performed with a read-write operation. During the test, the internal refresh counter generates the row address, while the external address supplies the column address. The entire array is refreshed after 512 cycles, as indicated by the check data written in each row. See CAS before RAS refresh counter test cycle timing diagram.

The test can be performed after a minimum of eight $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ initialization cycles. Test procedure:

- 1. Write "0"s into all memory cells with normal write mode.
- Select a column address, read "0" out and write "1" into the cell by performing the CAS before RAS refresh counter test, read-write cycle. Repeat this operation 512 times.
- 3. Read the "1"s which were written in step 2 in normal read mode.
- 4. Using the same starting column address as in step 2, read "1" out and write "0" into cell by performing the CAS before RAS refresh counter test, read-write cycle. Repeat this operation 512 times.
- Read "0"s which were written in step 4 in normal read mode.
- 6. Repeat steps 1 to 5 using complement data.




Figure 1. Hidden Refresh Cycle

MOTOROLA SC {MEMORY/ASI LSE D