


### FEATURES

- 25MHz Gain-Bandwidth
- 600V/µs Slew Rate
- 2.5mA Maximum Supply Current
- Unity Gain Stable
- C-Load<sup>™</sup> Op Amp Drives All Capacitive Loads
- 8nV/√Hz Input Noise Voltage
- 600µV Maximum Input Offset Voltage
- 500nA Maximum Input Bias Current
- 120nA Maximum Input Offset Current
- 20V/mV Minimum DC Gain, R<sub>I</sub> =1k
- 115ns Settling Time to 0.1%, 10V Step
- 220ns Settling Time to 0.01%, 10V Step
- $\pm 12.5V$  Minimum Output Swing into  $500\Omega$
- $\pm 3V$  Minimum Output Swing into  $150\Omega$
- Specified at  $\pm 2.5V$ ,  $\pm 5V$ , and  $\pm 15V$

### **APPLICATIONS**

- Wideband Amplifiers
- Buffers
- Active Filters
- Data Acquisition Systems
- Photodiode Amplifiers

### TYPICAL APPLICATION




# DAC I-to-V Converter

### DESCRIPTION

The LT1357 is a high speed, very high slew rate operational amplifier with outstanding AC and DC performance. The LT1357 has much lower supply current, lower input offset voltage, lower input bias current, and higher DC gain than devices with comparable bandwidth. The circuit topology is a voltage feedback amplifier with the slewing characteristics of a current feedback amplifier. The amplifier is a single gain stage with outstanding settling characteristics which makes the circuit an ideal choice for data acquisition systems. The output drives a  $500\Omega$  load to  $\pm 12.5V$  with  $\pm 15V$  supplies and a  $150\Omega$ load to  $\pm 3V$  on  $\pm 5V$  supplies. The amplifier is also stable with any capacitive load which makes it useful in buffer or cable driver applications.

The LT1357 is a member of a family of fast, high performance amplifiers using this unique topology and employing Linear Technology Corporation's advanced bipolar complementary processing. For dual and quad amplifier versions of the LT1357 see the LT1358/LT1359 data sheet. For higher bandwidth devices with higher supply current see the LT1360 through LT1365 data sheets. For lower supply current amplifiers see the LT1354 and LT1355/ LT1356 data sheets. Singles, duals, and quads of each amplifier are available.

C-Load is a trademark of Linear Technology Corporation






# ABSOLUTE MAXIMUM RATINGS

Total Supply Voltage (V <sup>+</sup> to V <sup>-</sup> )	36V
Differential Input Voltage	±10V
Input Voltage	±Vs
Output Short-Circuit Duration (Note 1)	Indefinite
Operating Temperature Range	-40°C to 85°C

# PACKAGE/ORDER INFORMATION



Consult factory for Industrial and Military grade parts.

### **ELECTRICAL CHARACTERISTICS** $T_A = 25^{\circ}C$ , $V_{CM} = 0V$ unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS	VSUPPLY	MIN	ТҮР	MAX	UNITS
V <sub>OS</sub>	Input Offset Voltage		±15V ±5V		0.2 0.2	0.6 0.6	mV mV
			±2.5V		0.3	0.8	mV
I <sub>OS</sub>	Input Offset Current		±2.5V to ±15V		40	120	nA
I <sub>B</sub>	Input Bias Current		±2.5V to ±15V		120	500	nA
e <sub>n</sub>	Input Noise Voltage	f = 10kHz	±2.5V to ±15V		8		nV/√Hz
in	Input Noise Current	f = 10kHz	±2.5V to ±15V		0.8		pA/√Hz
R <sub>IN</sub>	Input Resistance	V <sub>CM</sub> = ±12V Differential	±15V ±15V	35	80 6		ΜΩ ΜΩ
CIN	Input Capacitance		±15V		3		pF
	Input Voltage Range +		±15V ±5V ±2.5V	12.0 2.5 0.5	13.4 3.5 1.1		V V V
	Input Voltage Range –		±15V ±5V ±2.5V		-13.2 -3.3 -0.9	-12.0 -2.5 -0.5	V V V
CMRR	Common-Mode Rejection Ratio	$V_{CM} = \pm 12V$ $V_{CM} = \pm 2.5V$ $V_{CM} = \pm 0.5V$	±15V ±5V ±2.5V	83 78 68	97 84 75		dB dB dB
PSRR	Power Supply Rejection Ratio	V <sub>S</sub> = ±2.5V to ±15V		92	106		dB
A <sub>VOL</sub>	Large-Signal Voltage Gain	$\begin{array}{l} V_{OUT}=\pm 12V, \ R_L=1k \\ V_{OUT}=\pm 10V, \ R_L=500\Omega \\ V_{OUT}=\pm 2.5V, \ R_L=1k \\ V_{OUT}=\pm 2.5V, \ R_L=500\Omega \\ V_{OUT}=\pm 2.5V, \ R_L=150\Omega \\ V_{OUT}=\pm 1V, \ R_L=500\Omega \end{array}$	±15V ±15V ±5V ±5V ±5V ±2.5V	20.0 7.0 20.0 7.0 1.5 7.0	65 25 45 25 6 30		V/mV V/mV V/mV V/mV V/mV V/mV V/mV
V <sub>OUT</sub>	Output Swing	$\begin{array}{l} R_L = 1k,  V_{IN} = \pm 40mV \\ R_L = 500\Omega,  V_{IN} = \pm 40mV \\ R_L = 500\Omega,  V_{IN} = \pm 40mV \\ R_L = 150\Omega,  V_{IN} = \pm 40mV \\ R_L = 500\Omega,  V_{IN} = \pm 40mV \end{array}$	±15V ±15V ±5V ±5V ±2.5V	13.3 12.5 3.5 3.0 1.3	13.8 13.0 4.0 3.3 1.7		±V ±V ±V ±V ±V



# **ELECTRICAL CHARACTERISTICS** $T_A = 25^{\circ}C$ , $V_{CM} = 0V$ unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS	VSUPPLY	MIN	ТҮР	MAX	UNITS
I <sub>OUT</sub>	Output Current	$V_{OUT} = \pm 12.5V$ $V_{OUT} = \pm 3V$	±15V ±5V	25 20	30 25		mA mA
I <sub>SC</sub>	Short-Circuit Current	$V_{OUT} = 0V, V_{IN} = \pm 3V$	±15V	30	42		mA
SR	Slew Rate	A <sub>V</sub> = -2, (Note 2)	±15V ±5V	300 150	600 220		V/µs V/µs
	Full Power Bandwidth	10V Peak, (Note 3) 3V Peak, (Note 3)	±15V ±5V		9.6 11.7		MHz MHz
GBW	Gain-Bandwidth	f = 200kHz, R <sub>L</sub> = 2k	±15V ±5V ±2.5V	18 15	25 22 20		MHz MHz MHz
t <sub>r</sub> , t <sub>f</sub>	Rise Time, Fall Time	A <sub>V</sub> = 1, 10%-90%, 0.1V	±15V ±5V		8 9		ns ns
	Overshoot	A <sub>V</sub> = 1, 0.1V	±15V ±5V		27 27		% %
	Propagation Delay	50% V <sub>IN</sub> to 50% V <sub>OUT</sub> , 0.1V	±15V ±5V		9 11		ns ns
t <sub>s</sub>	Settling Time	$\begin{array}{c} 10V \; Step,\; 0.1\%,\; A_V = -1 \\ 10V \; Step,\; 0.01\%,\; A_V = -1 \\ 5V \; Step,\; 0.1\%,\; A_V = -1 \\ 5V \; Step,\; 0.01\%,\; A_V = -1 \end{array}$	±15V ±15V ±5V ±5V		115 220 110 380		ns ns ns ns
	Differential Gain	f = 3.58MHz, A <sub>V</sub> = 2, R <sub>L</sub> = 1k	±15V ±5V		0.1 0.1		% %
	Differential Phase	f = 3.58MHz, A <sub>V</sub> = 2, R <sub>L</sub> = 1k	±15V ±5V		0.50 0.35		Deg Deg
R <sub>0</sub>	Output Resistance	A <sub>V</sub> = 1, f = 100kHz	±15V		0.3		Ω
Is	Supply Current		±15V ±5V		2.0 1.9	2.5 2.4	mA mA

# $\label{eq:constraint} \textbf{ELECTRICAL CHARACTERISTICS} \quad \texttt{0^{\circ}C} \leq \texttt{T}_{A} \leq \texttt{70^{\circ}C}, \ \texttt{V}_{CM} = \texttt{0V} \ \texttt{unless otherwise noted}.$

SYMBOL	PARAMETER	CONDITIONS	V <sub>SUPPLY</sub>		MIN	ТҮР	MAX	UNITS
V <sub>OS</sub>	Input Offset Voltage		±15V ±5V ±2.5V	•			0.8 0.8 1.0	mV mV mV
	Input V <sub>OS</sub> Drift	(Note 4)	±2.5V to ±15V	•		5	8	μV/°C
I <sub>OS</sub>	Input Offset Current		±2.5V to ±15V	٠			180	nA
I <sub>B</sub>	Input Bias Current		±2.5V to ±15V	•			750	nA
CMRR	Common-Mode Rejection Ratio	$V_{CM} = \pm 12V$ $V_{CM} = \pm 2.5V$ $V_{CM} = \pm 0.5V$	±15V ±5V ±2.5V	•	81 77 67			dB dB dB
PSRR	Power Supply Rejection Ratio	$V_{\rm S}$ = ±2.5V to ±15V		٠	90			dB
A <sub>VOL</sub>	Large-Signal Voltage Gain	$\begin{array}{c} V_{0UT}=\pm 12V, \ R_L=1k \\ V_{0UT}=\pm 10V, \ R_L=500\Omega \\ V_{0UT}=\pm 2.5V, \ R_L=1k \\ V_{0UT}=\pm 2.5V, \ R_L=500\Omega \\ V_{0UT}=\pm 2.5V, \ R_L=150\Omega \\ V_{0UT}=\pm 1V, \ R_L=500\Omega \end{array}$	±15V ±15V ±5V ±5V ±5V ±25V ±2.5V		15 5 15 5 1 5			V/mV V/mV V/mV V/mV V/mV V/mV

# $\label{eq:constraint} \textbf{ELECTRICAL CHARACTERISTICS} \quad \texttt{0^{\circ}C} \leq \texttt{T}_{A} \leq \texttt{70^{\circ}C}, \ \texttt{V}_{CM} = \texttt{0V} \ \texttt{unless otherwise noted}.$

SYMBOL	PARAMETER	CONDITIONS	V <sub>SUPPLY</sub>		MIN	TYP	MAX	UNITS
V <sub>OUT</sub>	Output Swing	$ \begin{array}{l} {\sf R}_{\sf L} = 1{\sf k},  {\sf V}_{\sf IN} = \pm 40{\sf mV} \\ {\sf R}_{\sf L} = 500\Omega,  {\sf V}_{\sf IN} = \pm 40{\sf mV} \\ {\sf R}_{\sf L} = 500\Omega,  {\sf V}_{\sf IN} = \pm 40{\sf mV} \\ {\sf R}_{\sf L} = 150\Omega,  {\sf V}_{\sf IN} = \pm 40{\sf mV} \\ {\sf R}_{\sf L} = 500\Omega,  {\sf V}_{\sf IN} = \pm 40{\sf mV} \end{array} $	±15V ±15V ±5V ±5V ±2.5V	•	13.2 12.2 3.4 2.8 1.2			±V ±V ±V ±V ±V
I <sub>OUT</sub>	Output Current	$V_{OUT} = \pm 12.2V$ $V_{OUT} = \pm 2.8V$	±15V ±5V	•	24.4 18.7			mA mA
I <sub>SC</sub>	Short-Circuit Current	$V_{OUT} = 0V, V_{IN} = \pm 3V$	±15V	•	25			mA
SR	Slew Rate	A <sub>V</sub> = -2, (Note 2)	±15V ±5V	•	225 125			V/µs V/µs
GBW	Gain-Bandwidth	f = 200kHz,R <sub>L</sub> = 2k	±15V ±5V	•	15 12			MHz MHz
ls	Supply Current		±15V ±5V	•			2.9 2.8	mA mA

# $\label{eq:constraint} \textbf{ELECTRICAL CHARACTERISTICS} \quad -40^{\circ}C \leq T_A \leq 85^{\circ}C, \ V_{CM} = 0V \ \text{unless otherwise noted}. \ (\text{Note 5})$

SYMBOL	PARAMETER	CONDITIONS	V <sub>SUPPLY</sub>		MIN	ТҮР	MAX	UNITS
V <sub>OS</sub>	Input Offset Voltage		±15V	•			1.3	mV
			±5V	•			1.3	mV
			±2.5V	•			1.5	mV
	Input V <sub>OS</sub> Drift	(Note 4)	±2.5V to ±15V	•		5	8	μV/°C
l <sub>os</sub>	Input Offset Current		$\pm 2.5V$ to $\pm 15V$	•			300	nA
I <sub>B</sub>	Input Bias Current		$\pm 2.5V$ to $\pm 15V$	•			900	nA
CMRR	Common-Mode Rejection Ratio	V <sub>CM</sub> = ±12V	±15V	•	80			dB
		$V_{CM} = \pm 2.5 V$	±5V	•	76			dB
		$V_{CM} = \pm 0.5 V$	±2.5V	•	66			dB
PSRR	Power Supply Rejection Ratio	$V_{\rm S}$ = ±2.5V to ±15V		•	90			dB
A <sub>VOL</sub>	Large-Signal Voltage Gain	$V_{OUT} = \pm 12V, R_L = 1k$	±15V	•	10.0			V/mV
		$V_{OUT} = \pm 10V, R_L = 500\Omega$	±15V	•	2.5			V/mV
		$V_{OUT} = \pm 2.5 V, R_{L} = 1 k$	±5V	•	10.0			V/mV
		$V_{OUT} = \pm 2.5 V, R_L = 500 \Omega$	±5V	•	2.5			V/mV
		$V_{OUT} = \pm 2.5 V, R_L = 150 \Omega$	±5V	•	0.6			V/mV
		$V_{OUT} = \pm 1 V, R_L = 500 \Omega$	±2.5V	•	2.5			V/mV
V <sub>OUT</sub>	Output Swing	$R_L = 1k, V_{IN} = \pm 40mV$	±15V	•	13.0			±V
		$R_L = 500\Omega$ , $V_{IN} = \pm 40mV$	±15V	•	12.0			±V
		$R_L = 500\Omega$ , $V_{IN} = \pm 40mV$	±5V	•	3.4			±V
		$R_L = 150\Omega$ , $V_{IN} = \pm 40mV$	±5V	•	2.6			±V
		$R_L = 500\Omega, V_{IN} = \pm 40 mV$	±2.5V	•	1.2			±V
I <sub>OUT</sub>	Output Current	$V_{OUT} = \pm 12V$	±15V	•	24.0			mA
		$V_{OUT} = \pm 2.6V$	±5V	•	17.3			mA
I <sub>SC</sub>	Short-Circuit Current	$V_{OUT} = 0V, V_{IN} = \pm 3V$	±15V	•	24			mA
SR	Slew Rate	A <sub>V</sub> = −2, (Note 2)	±15V	•	180			V/µs
			±5V	•	100			V/µs



### $\label{eq:constraint} \textbf{ELECTRICAL CHARACTERISTICS} -40^{\circ}\text{C} \leq T_{A} \leq 85^{\circ}\text{C}, \ V_{CM} = \text{OV unless otherwise noted.} \ (\text{Note 5})$

SYMBOL	PARAMETER	CONDITIONS	V <sub>SUPPLY</sub>		MIN	ТҮР	MAX	UNITS
GBW	Gain-Bandwith	f = 200kHz, R <sub>L</sub> = 2k	±15V ±5V	•	14 11			MHz MHz
I <sub>S</sub>	Supply Current		±15V ±5V	•			3.0 2.9	mA mA

The  ${\ensuremath{\bullet}}$  denotes specifications that apply over the full operating temperature range.

**Note 1**: A heat sink may be required to keep the junction temperature below absolute maximum when the output is shorted indefinitely.


**Note 2**: Slew rate is measured between  $\pm 10V$  on the output with  $\pm 6V$  input for  $\pm 15V$  supplies and  $\pm 1V$  on the output with  $\pm 1.75V$  input for  $\pm 5V$  supplies.


**Note 3**: Full power bandwidth is calculated from the slew rate measurement: FPBW =  $SR/2\pi V_P$ .

Note 4: This parameter is not 100% tested.


**Note 5**: The LT1357 is not tested and is not quality-assurance sampled at  $-40^{\circ}$ C and at 85°C. These specifications are guaranteed by design, correlation, and/or inference from 0°C, 25°C, and/or 70°C tests.


# TYPICAL PERFORMANCE CHARACTERISTICS







**Output Short-Circuit Current vs** Temperature







Settling Time vs Output Step (Noninverting)



Gain and Phase vs Frequency

PHASE

-----

V<sub>S</sub> = ±15V

1M

FREQUENCY (Hz)

GAIN

 $A_V = -1$ 

 $R_F = R_G = 2k$ 

100k

T<sub>A</sub> = 25°C

 $V_S = \pm 5V$ 

120

100

80

60

40

20

n

100M

1357 G14

PHASE (DEG

 $V_{S} = \pm 15V$ 

 $V_S = \pm 5V$ 

10M

70

60

50

40

30


20

10


0

-10


, 10k




Settling Time vs Output Step (Inverting)





**Gain-Bandwidth and Phase** Margin vs Supply Voltage




















#### Power Supply Rejection Ratio vs Frequency




# Common-Mode Rejection Ratio vs Frequency




#### **Slew Rate vs Temperature**



### Slew Rate vs Input Level




1357 TA31



1357 TA32

1357 TA33






### **APPLICATIONS INFORMATION**

The LT1357 may be inserted directly into many high speed amplifier applications improving both DC and AC performance, provided that the nulling circuitry is removed. The suggested nulling circuit for the LT1357 is shown below.

### Offset Nulling



### Layout and Passive Components

The LT1357 amplifier is easy to apply and tolerant of less than ideal layouts. For maximum performance (for example fast settling time) use a ground plane, short lead lengths, and RF-quality bypass capacitors ( $0.01\mu$ F to  $0.1\mu$ F). For high drive current applications use low ESR bypass capacitors ( $1\mu$ F to  $10\mu$ F tantalum). Sockets should be avoided when maximum frequency performance is required, although low profile sockets can provide reasonable performance up to 50MHz. For more details see Design Note 50.

The parallel combination of the feedback resistor and gain setting resistor on the inverting input can combine with the input capacitance to form a pole which can cause peaking or oscillations. For feedback resistors greater than  $5k\Omega$ , a parallel capacitor of value

 $C_F > R_G \times C_{IN}/R_F$ 

should be used to cancel the input pole and optimize dynamic performance. For unity-gain applications where a large feedback resistor is used,  $C_F$  should be greater than or equal to  $C_{IN}$ .

### **Capacitive Loading**

The LT1357 is stable with any capacitive load. This is accomplished by sensing the load induced output pole and adding compensation at the amplifier gain node. As the capacitive load increases, both the bandwidth and phase margin decrease so there will be peaking in the frequency domain and in the transient response as shown in the typical performance curves. The photo of the small-signal response with 1000pF load shows 50% peaking. The large signal response with a 10,000pF load shows the output slew rate being limited to 5V/µs by the short-circuit current. Coaxial cable can be driven directly, but for best pulse fidelity a resistor of value equal to the characteristic impedance of the cable (i.e., 75 $\Omega$ ) should be placed in series with the output. The other end of the cable should be terminated with the same value resistor to ground.



### **APPLICATIONS INFORMATION**

### **Input Considerations**

Each of the LT1357 inputs is the base of an NPN and a PNP transistor whose base currents are of opposite polarity and provide first-order bias current cancellation. Because of variation in the matching of NPN and PNP beta, the polarity of the input bias current can be positive or negative. The offset current does not depend on beta matching and is well controlled. The use of balanced source resistance at each input is recommended for applications where DC accuracy must be maximized. The inputs can withstand differential input voltages of up to 10V without damage and need no clamping or source resistance for protection.

### **Power Dissipation**

The LT1357 combines high speed and large output drive in a small package. Because of the wide supply voltage range, it is possible to exceed the maximum junction temperature under certain conditions. Maximum junction temperature ( $T_J$ ) is calculated from the ambient temperature ( $T_A$ ) and power dissipation ( $P_D$ ) as follows:

LT1357CN8:  $T_J = T_A + (P_D \times 130^{\circ}C/W)$ LT1357CS8:  $T_J = T_A + (P_D \times 190^{\circ}C/W)$ 

Worst case power dissipation occurs at the maximum supply current and when the output voltage is at 1/2 of either supply voltage (or the maximum swing if less than 1/2 supply voltage). Therefore P<sub>DMAX</sub> is:

 $P_{DMAX} = (V^+ - V^-)(I_{SMAX}) + (V^+/2)^2/R_L$ 

Example: LT1357CS8 at 70°C,  $V_S = \pm 15V$ ,  $R_L = 120\Omega$ (Note: the minimum short-circuit current at 70°C is 25mA, so the output swing is guaranteed only to 3V with 120 $\Omega$ .)

 $P_{DMAX} = (30V)(2.9mA) + (15V-3V)(25mA) = 387mW$ 

 $T_{JMAX} = 70^{\circ}C + (387mW)(190^{\circ}C/W) = 144^{\circ}C$ 

### **Circuit Operation**


The LT1357 circuit topology is a true voltage feedback amplifier that has the slewing behavior of a current feedback amplifier. The operation of the circuit can be understood by referring to the simplified schematic. The inputs are buffered by complementary NPN and PNP emitter followers which drive a 500 $\Omega$  resistor. The input voltage appears across the resistor generating currents which are mirrored into the high impedance node. Complementary followers form an output stage which buffers the gain node from the load. The bandwidth is set by the input resistor and the capacitance on the high impedance node. The slew rate is determined by the current available to charge the gain node capacitance. This current is the differential input voltage divided by R1, so the slew rate is proportional to the input. Highest slew rates are therefore seen in the lowest gain configurations. For example, a 10V output step in a gain of 10 has only a 1V input step, whereas the same output step in unity gain has a 10 times greater input step. The curve of Slew Rate vs Input Level illustrates this relationship. The LT1357 is tested for slew rate in a gain of -2 so higher slew rates can be expected in gains of 1 and -1, and lower slew rates in higher gain configurations.

The RC network across the output stage is bootstrapped when the amplifier is driving a light or moderate load and has no effect under normal operation. When driving a capacitive load (or a low value resistive load) the network is incompletely bootstrapped and adds to the compensation at the high impedance node. The added capacitance slows down the amplifier which improves the phase margin by moving the unity gain frequency away from the pole formed by the output impedance and the capacitive load. The zero created by the RC combination adds phase to ensure that even for very large load capacitances, the total phase lag can never exceed 180 degrees (zero phase margin) and the amplifier remains stable.




### **TYPICAL APPLICATIONS**


#### Instrumentation Amplifier



200kHz, 4th Order Butterworth Filter



### SIMPLIFIED SCHEMATIC





### **PACKAGE DESCRIPTION** Dimension in inches (millimeters) unless otherwise noted.

0.400 (10.160) MAX 8 7 5 6  $0.250 \pm 0.010$  $(\overline{6.350 \pm 0.254})$ ¥ 4 1 2 3  $0.130 \pm 0.005$ 0.300 - 0.320 0.045 - 0.0654 ► ≻ 4  $(\overline{1.143} - 1.651)$  $(\overline{3.302 \pm 0.127})$ (7.620 - 8.128) 0.065 A ¥ (1.651) 0.009 - 0.015TYP A 0.125 (0.229 - 0.381) 0.020 (3.175)0.325 +0.025 -0.015 MIN (0.508)  $0.045 \pm 0.015$ MIN ≻  $(\overline{1.143 \pm 0.381})$ (8.255 + 0.635) - 0.381)0.1<u>00 ± 0.010</u>  $0.018 \pm 0.003$  $(\overline{2.540 \pm 0.254})$  $(\overline{0.457 \pm 0.076})$ N8 0392

N8 Package 8-Lead Plastic DIP

S8 Package 8-Lead Plastic SOIC





\*THESE DIMENSIONS DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS. MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.006 INCH (0.15mm).

