54ACT16241, 74ACT16241 16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

SCAS189A - MARCH 1990 - REVISED APRIL 1996

- Members of the Texas Instruments Widebus™ Family
- Inputs Are TTL-Voltage Compatible
- 3-State Outputs Drive Bus Lines or Buffer Memory Address Registers
- Flow-Through Architecture Optimizes PCB Layout
- Distributed V_{CC} and GND Pin Configuration Minimizes High-Speed Switching Noise
- EPIC™ (Enhanced-Performance Implanted CMOS) 1-µm Process
- 500-mA Typical Latch-Up Immunity at 125°C
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) Packages Using 25-mil Center-to-Center Pin Spacings and 380-mil Fine-Pitch Ceramic Flat (WD) Packages Using 25-mil Center-to-Center Pin Spacings

description

The 'ACT16241 are 16-bit buffers or line drivers designed specifically to improve both the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters. The devices can be used as four 4-bit buffers, two 8-bit buffers, or one 16-bit buffer. These devices provide true outputs and complementary output-enable (OE and \overline{OE}) inputs.

54ACT16241 . . . WD PACKAGE 74ACT16241 . . . DL PACKAGE (TOP VIEW)

		\Box			
10E [1		48	0	20E
1Y1 [1 -		47		1A1
1Y2 [1		46	p	1A2
GND [1		70		GND
1Y3 [1		44	0	1A3
1Y4 [1		43	p	1A4
v _{cc} [1		42	0	V_{CC}
2Y1 [1		41	0	2A1
2Y2 [40	0	2A2
GND [1		39	0	GND
2Y3 [1		38	0	2A3
2Y4 [37	0	2A4
3Y1 [1		36	P	3A1
3Y2 [14		35	0	3A2
GND [1		34	0	GND
3Y3 [16		33	0	3A3
3Y4 [32	0	3A4
v _{cc} [18		31	0	V_{CC}
4Y1 [30	0	4A1
4Y2 [20		29	0	4A2
GND [21		28	р	GND
4Y3 [22		27	0	4A3
4 <u>Y4</u> [23		26	D	4A4
40E [24		25	P	30E

The 74ACT16241 is packaged in TI's shrink small-outline package, which provides twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit-board area.

The 54ACT16241 is characterized for operation over the full military temperature range of –55°C to 125°C. The 74ACT16241 is characterized for operation from –40°C to 85°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC and Widebus are trademarks of Texas Instruments Incorporated

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all narameters.




Copyright © 1996, Texas Instruments Incorporated

FUNCTION TABLES

INP	JTS	OUTPUT
Œ	Α	Υ
L	Н	Н
L	L	L
н	Χ	Z

INP	JTS	OUTPUT
OE	Α	Υ
Н	Н	Н
Н	L	L
L	X	Z


logic symbol†





 $[\]dagger$ This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.




logic diagram (positive logic)









absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}	0.5 V to 7 V
Input voltage range, V _I (see Note 1)—0	$0.5 \text{ V to V}_{CC} + 0.5 \text{ V}$
Output voltage range, V _O (see Note 1)—0	$0.5 \text{ V to V}_{CC} + 0.5 \text{ V}$
Input clamp current, I_{IK} ($V_I < 0$ or $V_I > V_{CC}$)	±20 mA
Output clamp current, I _{OK} (V _O < 0 or V _O > V _{CC})	±50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	±50 mA
Continuous current through V _{CC} or GND	±400 mA
Maximum package power dissipation at $T_A = 55^{\circ}C$ (in still air) (see Note 2): DL package	1.2 W
Storage temperature range, T _{sta}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils.



recommended operating conditions (see Note 3)

		54ACT16241			74ACT16241			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Vcc	Supply voltage	4.5	5	5.5	4.5	5	5.5	٧
V_{IH}	High-level input voltage	2		<u> </u>	2			٧
V _{IL}	Low-level input voltage		Š	0.8			0.8	V
VI	Input voltage	0	37	VCC	0		VCC	٧
Vo	Output voltage	0		VCC	0		VCC	V
IOH	High-level output current		37	-24			-24	mA
loL	Low-level output current		3	24			24	mA
Δt/Δν	Input transition rise or fall rate	0		10	0		10	ns/V
TA	Operating free-air temperature	-55		125	-40		85	°C

NOTE 3: Unused inputs must be held high or low to prevent them from floating.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETED	TEST COMPITIONS	V	T,	<u> գ = 25°C</u>		54ACT16241		74ACT16241		UNIT	
PARAMETER	TEST CONDITIONS	vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNII	
	10 50.uA	4.5 V	4.4			4.4		4.4			
	IOH = -50 μA	5.5 V	5.4			5.4		5.4			
Voн	I _{OH} = -24 mA	4.5 V	3.94			3.8		3.8		V	
	10H = -24 IIIA	5.5 V	4.94			4.8		4.8			
	I _{OH} = -75 mA [†]	5.5 V				3.85	1	3.85		7	
	In. 50 A	4.5 V			0.1		0.1		0.1	٧	
	I _{OL} = 50 μA	5.5 V			0.1		0.1		0.1		
V _{OL}	lo. 24 mA	4.5 V			0.36	6	0.44		0.44		
	I _{OL} = 24 mA	5.5 V			0.36		0.44		0.44		
	I _{OL} = 75 mA [†]	5.5 V					1.65		1.65		
lj	V _I = V _{CC} or GND	5.5 V			±0.1		±1		±1	μΑ	
loz	VO = VCC or GND	5.5 V			±0.5		±5		±5	μΑ	
lcc	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V			8		80		80	μΑ	
∆I _{CC} ‡	One input at 3.4 V, Other inputs at V _{CC} or GND	5.5 V			0.9		1		1	mA	
C _i	V _I = V _{CC} or GND	5 V		4.5						pF	
Со	V _O = V _{CC} or GND	5 V		13						pF	

[†] Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.

4

[‡] This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0 V or VCC.

SCAS189A - MARCH 1990 - REVISED APRIL 1996


switching characteristics over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то		_Δ = 25°C	;	54ACT	16241	74ACT	16241	UNIT
	(INPUT)	(OUTPUT)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
t _{PLH}	А	Y	3.3	6.5	8.4	3.3	9.5	3.3	9.5	20
tPHL			2.3	6.3	8.2	2.3	9.1	2.3	9.1	ns
^t PZH	<u></u>	Y	2.3	6.5	8.3	2.3	9.4	2.3	9.4	
tPZL	OE or OE		2.9	7.3	9.3	2.9	10.5	2.9	10.5	ns
t _{PHZ}	OE or OE	DE or OE Y	4.3	8.9	10.6	4.3	11.6	4.3	11.6	20
tPLZ			4	8.1	9.8	4	10.7	4	10.7	ns

operating characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$

PARAMETER			TEST CO	TYP	UNIT	
C _{pd} Power	Davier discination conscitues	Outputs enabled	C. 50 - F	f = 1 MHz	43	pF
	Power dissipation capacitance	Outputs disabled	$C_L = 50 \text{ pF},$		10	

PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_O = 50 \ \Omega$, $t_f = 3 \ ns$, $t_f = 3 \ ns$.
- D. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms

TEXAS
INSTRUMENTS