

**54ACT16821, 74ACT16821
20-BIT BUS-INTERFACE FLIP-FLOPS
WITH 3-STATE OUTPUTS**

SCAS176A – JANUARY 1991 – REVISED APRIL 1996

- **Members of the Texas Instruments Widebus™ Family**
- **Inputs Are TTL-Voltage Compatible**
- **Provide Extra Data Width Necessary for Wider Address/Data Paths or Buses With Parity**
- **Flow-Through Architecture Optimizes PCB Layout**
- **Distributed V_{CC} and GND Pin Configuration Minimizes High-Speed Switching Noise**
- **EPIC™ (Enhanced-Performance Implanted CMOS) 1-μm Process**
- **Package Options Include 300-mil Shrink Small-Outline (DL) Packages Using 25-mil Center-to-Center Pin Spacings and 380-mil Fine-Pitch Ceramic Flat (WD) Packages Using 25-mil Center-to-Center Pin Spacings**

description

These 20-bit flip-flops feature 3-state outputs designed specifically for driving highly-capacitive or relatively low-impedance loads. They are particularly suitable for implementing wider buffer registers, I/O ports, parity bus interfacing, and working registers.

The 'ACT16821 can be used as two 10-bit flip-flops or one 20-bit flip-flop. On the positive transition of the clock (CLK) input, the Q outputs follow the data (D) inputs. Each 10-bit flip-flop section has a buffered output-enable (\overline{OE} or $2\overline{OE}$) input that can be used to place the ten outputs in either a normal logic state (high or low logic levels) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly.

\overline{OE} does not affect the internal operation of the flip-flops. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

The 74ACT16821 is packaged in the TI shrink small-outline package, which provides twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit-board area.

The 54ACT16821 is characterized for operation over the full military temperature range of -55°C to 125°C . The 74ACT16821 is characterized for operation from -40°C to 85°C .

**54ACT16821 . . . WD PACKAGE
74ACT16821 . . . DL PACKAGE
(TOP VIEW)**

\overline{OE}	1	56	1CLK
1Q1	2	55	1D1
1Q2	3	54	1D2
GND	4	53	GND
1Q3	5	52	1D3
1Q4	6	51	1D4
V _{CC}	7	50	V _{CC}
1Q5	8	49	1D5
1Q6	9	48	1D6
1Q7	10	47	1D7
GND	11	46	GND
1Q8	12	45	1D8
1Q9	13	44	1D9
1Q10	14	43	1D10
2Q1	15	42	2D1
2Q2	16	41	2D2
2Q3	17	40	2D3
GND	18	39	GND
2Q4	19	38	2D4
2Q5	20	37	2D5
2Q6	21	36	2D6
V _{CC}	22	35	V _{CC}
2Q7	23	34	2D7
2Q8	24	33	2D8
GND	25	32	GND
2Q9	26	31	2D9
2Q10	27	30	2D10
$2\overline{OE}$	28	29	2CLK



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC and Widebus are trademarks of Texas Instruments Incorporated.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1996, Texas Instruments Incorporated

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

1


**54ACT16821, 74ACT16821
20-BIT BUS-INTERFACE FLIP-FLOPS
WITH 3-STATE OUTPUTS**

SCAS176A – JANUARY 1991 – REVISED APRIL 1996

**FUNCTION TABLE
(each 10-bit flip-flop)**


INPUTS			OUTPUT Q
\overline{OE}	CLK	D	
L	↑	H	H
L	↑	L	L
L	H or L	X	Q_0
H	X	X	Z

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V_{CC}	-0.5 V to 7 V
Input voltage range, V_I (see Note 1)	-0.5 V to $V_{CC} + 0.5$ V
Output voltage range, V_O (see Note 1)	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$ or $V_I > V_{CC}$)	± 20 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	± 50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	± 50 mA
Continuous current through V_{CC} or GND	± 500 mA
Maximum package power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 2): DL package	1.4 W
Storage temperature range, T_{STG}	-65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
 2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils.

**54ACT16821, 74ACT16821
20-BIT BUS-INTERFACE FLIP-FLOPS
WITH 3-STATE OUTPUTS**

SCAS176A – JANUARY 1991 – REVISED APRIL 1996

recommended operating conditions (see Note 3)

		54ACT16821			74ACT16821			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
V _{CC}	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
V _{IH}	High-level input voltage	2			2			V
V _{IL}	Low-level input voltage			0.8			0.8	V
V _I	Input voltage	0	V _{CC}	0	V _{CC}	V _{CC}	V	V
V _O	Output voltage	0	V _{CC}	0	V _{CC}	V _{CC}	V	V
I _{OH}	High-level output current			-24			-24	mA
I _{OL}	Low-level output current			24			24	mA
Δt/ΔV	Input transition rise or fall rate	0	10	0	10		ns/V	
T _A	Operating free-air temperature	-55		125	-40		85	°C

NOTE 3: Unused inputs must be held high or low to prevent them from floating.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V _{CC}	T _A = 25°C			54ACT16821	74ACT16821	UNIT
			MIN	TYP	MAX	MIN	MAX	
V _{OH}	I _{OH} = -50 μA	4.5 V	4.4			4.4	4.4	V
		5.5 V	5.4			5.4	5.4	
	I _{OH} = -24 mA	4.5 V	3.94			3.8	3.8	
		5.5 V	4.94			4.8	4.8	
V _{OL}	I _{OL} = -75 mA†	5.5 V				3.85	3.85	V
	I _{OL} = 50 μA	4.5 V		0.1		0.1	0.1	
		5.5 V		0.1		0.1	0.1	
	I _{OL} = 24 mA	4.5 V		0.36		0.44	0.44	
		5.5 V		0.36		0.44	0.44	
I _I	I _{OL} = 75 mA†	5.5 V				1.65	1.65	V
	V _I = V _{CC} or GND	5.5 V		±0.1		±1	±1	
	I _{OZ}	V _O = V _{CC} or GND	5.5 V		±0.5		±5	μA
	I _{CC}	V _I = V _{CC} or GND, I _O = 0	5.5 V		8	80	80	μA
ΔI _{CC} ‡	One input at 3.4 V, Other inputs at V _{CC} or GND	5.5 V		0.9		1	1	mA
C _i	V _I = V _{CC} or GND	5 V		3				pF
C _i	V _O = V _{CC} or GND	5 V		11				pF

† Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.

‡ This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0 V or V_{CC}.

**timing requirements over recommended operating free-air temperature range,
V_{CC} = 5 V ± 0.5 V (unless otherwise noted) (see Figure 1)**

		T _A = 25°C		54ACT16821	74ACT16821	UNIT
		MIN	MAX	MIN	MAX	
f _{clock}	Clock frequency	0	70	0	70	MHz
t _w	Pulse duration, CLK high or low	7		7	7	ns
t _{su}	Setup time, data before CLK↑	7.5		7.5	7.5	ns
t _h	Hold time, data after CLK↑	0.5		0.5	0.5	ns

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

**54ACT16821, 74ACT16821
20-BIT BUS-INTERFACE FLIP-FLOPS
WITH 3-STATE OUTPUTS**

SCAS176A – JANUARY 1991 – REVISED APRIL 1996

**switching characteristics over recommended operating free-air temperature range,
 $V_{CC} = 5 \text{ V} \pm 0.5 \text{ V}$ (unless otherwise noted) (see Figure 1)**

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$T_A = 25^\circ\text{C}$			54ACT16821		74ACT16821		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
f_{max}			70			70		70		MHz
t_{PLH}	CLK	Any Q	4.5	8.8	12	4.5	13.4	4.5	13.4	ns
t_{PHL}			5.2	9.5	12.6	5.2	14	5.2	14	
t_{PZH}	\overline{OE}	Any Q	2.8	8.6	10.8	2.8	11.9	2.8	11.9	ns
t_{PZL}			4	9.7	13.3	4	14.7	4	14.7	
t_{PHZ}	\overline{OE}	Any Q	5.4	8.3	10	5.4	10.7	5.4	10.7	ns
t_{PLZ}			4.7	7.6	9.3	4.7	10	4.7	10	

operating characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	TYP	UNIT
C_{pd} Power dissipation capacitance per flip-flop	Outputs enabled Outputs disabled	41 25	pF

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265



**54ACT16821, 74ACT16821
20-BIT BUS-INTERFACE FLIP-FLOPS
WITH 3-STATE OUTPUTS**

SCAS176A – JANUARY 1991 – REVISED APRIL 1996



PARAMETER MEASUREMENT INFORMATION



LOAD CIRCUIT



TEST	S1
t_{PLH}/t_{PHL}	Open
t_{PLZ}/t_{PZL}	$2 \times \text{V}_{CC}$
t_{PHZ}/t_{PZH}	GND



- NOTES:
- A. C_L includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR $\leq 1 \text{ MHz}$, $Z_O = 50 \Omega$, $t_r = 3 \text{ ns}$, $t_f = 3 \text{ ns}$.
 - D. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265