



**MOTOROLA**

**Military 54ALS574**

## Octal D-Type Flip-Flop With 3-State Outputs


ELECTRICALLY TESTED PER:  
**MPG54ALS574**

The 54ALS574 is a high-speed, low-power Octal D-type flip-flop featuring separate D-type inputs for each flip-flop and 3-state outputs for bus oriented applications. A buffered Clock (CP) and Output Enable (OE) are common to all flip-flops. The 54ALS574 is manufactured using advanced Low Power Schottky technology and is compatible with all Motorola TTL families.


- Edge-Triggered D-Type Inputs
- Buffered Positive Edge Triggered Clock
- 3-State Output for Bus Interface
- Eight Latches in a Single Pack
- Hysteresis on Latch Enable
- Hysteresis on Clock Input to Improve Noise Margin
- Input Clamp Diodes Limit High Speed Termination Effects

4

LOGIC DIAGRAM



CONNECTION DIAGRAM



H = HIGH Voltage Level  
L = LOW Voltage Level  
X = Immaterial  
Z = HIGH Impedance



AVAILABLE AS:

- 1) JAN: N/A
- 2) SMD: 8400101
- 3) 883C: 54ALS574/BXAJC

X = CASE OUTLINE AS FOLLOWS:  
PACKAGE: CERDIP: R  
CERFLAT: S  
LCC: 2

\*Call Factory for latest update

PIN ASSIGNMENTS

FUNCTION	DIL	FLATS	LCC	BURN-IN (CONDITION A)
OE	1	1	1	V <sub>CC</sub>
Q <sub>0</sub>	2	2	2	V <sub>CC</sub>
Q <sub>0</sub>	3	3	3	V <sub>CC</sub>
Q <sub>1</sub>	4	4	4	V <sub>CC</sub>
Q <sub>1</sub>	5	5	5	V <sub>CC</sub>
Q <sub>2</sub>	6	6	6	V <sub>CC</sub>
Q <sub>2</sub>	7	7	7	V <sub>CC</sub>
Q <sub>3</sub>	8	8	8	V <sub>CC</sub>
Q <sub>3</sub>	9	9	9	V <sub>CC</sub>
GND	10	10	10	GND
CP	11	11	11	V <sub>CC</sub>
Q <sub>4</sub>	12	12	12	OPEN
Q <sub>4</sub>	13	13	13	OPEN
Q <sub>5</sub>	14	14	14	OPEN
Q <sub>5</sub>	15	15	15	OPEN
Q <sub>6</sub>	16	16	16	OPEN
Q <sub>6</sub>	17	17	17	OPEN
Q <sub>7</sub>	18	18	18	OPEN
Q <sub>7</sub>	19	19	19	OPEN
V <sub>CC</sub>	20	20	20	V <sub>CC</sub>


BURN-IN CONDITIONS:  
V<sub>CC</sub> = 5.0 V MIN/6.0 V MAX

TRUTH TABLE

Inputs		Outputs	
D <sub>n</sub>	CP	OE	Q <sub>n</sub>
H		L	H
L		L	L
X	X	H	Z


MOTOROLA MILITARY ALS/FAST/LS/TTL DATA

## SYNCHRONOUS SWITCHING TEST CIRCUIT (HIGH LEVEL DATA) AND WAVEFORMS




## NOTES:

1. Clock input pulse characteristics:  
 $t_r = t_f = 6.0 \pm 1.5$  ns,  $t_{p(clock)} = 16.5$  ns, and PRR  $\leq 1.0$  MHz.
2. D input pulse characteristics:  
 $t_r = t_f = 6.0 \pm 1.5$  ns,  $t_{setup} = 15$  ns,  $t_{hold} = 4.0$  ns,  $t_p = 19$  ns, and PRR is 50% of the clock PRR.
3. For f<sub>MAX</sub>, the clock input pulse characteristics are as follows:  
 $t_r = t_f = 3.0$  ns,  $t_{p(clock)} = 16.5$  ns, PRR = 30 MHz.
4. C<sub>L</sub> = 50 pF  $\pm 10\%$  (including jig and probe capacitance, without package in test fixture).
5. R<sub>L</sub> = 499  $\Omega \pm 1.0\%$ .
6. Voltage measurements are to be made with respect to network ground terminal.




## SYNCHRONOUS SWITCHING TEST CIRCUIT (LOW LEVEL DATA) AND WAVEFORMS




## NOTES:

1. Clock input pulse characteristics:  
 $t_r = t_f = 6.0 \pm 1.5$  ns,  $t_{p(clock)} = 16.5$  ns, and PRR  $\leq 1.0$  MHz.
2. D input pulse characteristics:  
 $t_r = t_f = 6.0 \pm 1.5$  ns,  $t_{setup} = 15$  ns,  $t_{hold} = 4.0$  ns,  $t_p = 19$  ns, and PRR is 50% of the clock PRR.
3. C<sub>L</sub> = 50 pF  $\pm 10\%$  (including jig and probe capacitance, without package in test fixture).
4. R<sub>L</sub> = 499  $\Omega \pm 1.0\%$ .
5. Voltage measurements are to be made with respect to network ground terminal.



## TRI-STATE SWITCHING TEST CIRCUIT AND WAVEFORMS




## NOTES:

1. Output control input characteristics:  
 $t_f = t_r = 6.0 \pm 1.5$  ns,  $t_p = 200$  ns, and PRR < 1.0 MHz.
2.  $C_L = 50 \text{ pF} \pm 10\%$  (including jig and probe capacitance, without package in test fixture).
3.  $R_L = 499 \Omega \pm 1.0\%$
4. Voltage measurements are to be made with respect to network ground terminal.

## SWITCH POSITIONS

Symbol	S1
tpZH	Open
tpZL	Closed
tPLZ	Closed
tPHZ	Closed



# 54ALS574

Symbol	Parameter	Limits						Units	Test Condition (Unless Otherwise Specified)		
		+25°C		+125°C		-55°C					
	Static Parameters:	Subgroup 1		Subgroup 2		Subgroup 3					
		Min	Max	Min	Max	Min	Max				
		VOH	Logical "1" Output Voltage	2.4		2.4		2.4		V	V <sub>CC</sub> = 4.5 V, I <sub>OH</sub> = -1.0 mA, OE = 0.8 V, V <sub>IN</sub> = 2.0 V, CP = (See Note 1), other inputs are open.
VOH	Logical "0" Output Voltage			0.4		0.4		0.4		V	V <sub>CC</sub> = 4.5 V, I <sub>OL</sub> = 12 mA, V <sub>IL</sub> = 0.8 V, CP = (See Note 1), other inputs are open.
VIC	Input Clamping Voltage			-1.5						V	V <sub>CC</sub> = 4.5 V, V <sub>IN</sub> = -18 mA, other inputs are open.
I <sub>IH</sub>	Logical "1" Input Current			20		20		20		μA	V <sub>CC</sub> = 5.5 V, V <sub>IN</sub> = 2.7 V, other inputs are open.
I <sub>IHH</sub>	Logical "1" Input Current			100		100		100		μA	V <sub>CC</sub> = 5.5 V, V <sub>IN</sub> = 7.0 V, other inputs are open.
I <sub>IL</sub>	Logical "0" Input Current	0	-200	0	-200	0	-200			μA	V <sub>CC</sub> = 5.5 V, V <sub>IN</sub> = 0.4 V, other inputs are open.
I <sub>O</sub>	Output Current	-15	-110	-15	-110	-15	-110			mA	V <sub>CC</sub> = 5.5 V, V <sub>IN</sub> = 5.5 V, other inputs are open, V <sub>OUT</sub> = 2.25 V, CP = (See Note 1), OE = GND.
I <sub>IOZH</sub>	Output Off Current High			20		20		20		μA	V <sub>CC</sub> = 5.5 V, V <sub>IN</sub> = 2.0 V, other inputs are open, V <sub>OUT</sub> = 2.7 V, OE = 5.0 V, CP = (See Note 1).
I <sub>IOZL</sub>	Output Off Current Low			-20		-20		-20		mA	V <sub>CC</sub> = 5.5 V, V <sub>IN</sub> = 0.8 V, other inputs are open, V <sub>OUT</sub> = 0.4 V, OE = 5.0 V, CP = (See Note 1).
I <sub>CCH</sub>	Power Supply Current Off			17		17		17		mA	V <sub>CC</sub> = 5.5 V, V <sub>IN</sub> = 5.0 V (all inputs), OE = GND, CP = (See Note 1).
I <sub>CCL</sub>	Power Supply Current Off			23		23		23		mA	V <sub>CC</sub> = 5.5 V, V <sub>IN</sub> = GND (all inputs), CP = (See Note 1).
I <sub>CCZ</sub>	Power Supply Current Off			27		27		27		mA	V <sub>CC</sub> = 5.5 V, V <sub>IN</sub> = GND (all inputs), OE = 5.0 V, CP = (See Note 1).
V <sub>IH</sub>	Logical "1" Input Voltage	2.0		2.0		2.0				V	V <sub>CC</sub> = 4.5 V.
V <sub>IL</sub>	Logical "0" Input Voltage			0.8		0.8		0.8		V	V <sub>CC</sub> = 4.5 V.
	Functional Tests	Subgroup 7		Subgroup 8A		Subgroup 8B			per Truth Table with V <sub>CC</sub> = 5.0 V, V <sub>INL</sub> = 0.4 V, and V <sub>INH</sub> = 2.5 V.		

**NOTES:**

1. Apply  3.0 V, 5.5 V pulse prior to test.

## 54ALS574

Symbol	Parameter	Limits						Units	Test Condition (Unless Otherwise Specified)		
		+ 25°C		+ 125°C		- 55°C					
		Subgroup 9		Subgroup 10		Subgroup 11					
		Min	Max	Min	Max	Min	Max				
tPHL2	Propagation Delay /Data-Output CLK to Qn	4.0	12	4.0	15	4.0	15	ns	V <sub>CC</sub> = 5.0 V, C <sub>L</sub> = 50 pF, R <sub>L</sub> = 499 Ω.		
tPLH2	Propagation Delay /Data-Output Clk to Qn	4.0	12	4.0	15	4.0	15	ns	V <sub>CC</sub> = 5.0 V, C <sub>L</sub> = 50 pF, R <sub>L</sub> = 499 Ω.		
tPLZ	Propagation Delay /Data-Output OE to Qn	3.0	13	3.0	15	3.0	15	ns	V <sub>CC</sub> = 5.0 V, C <sub>L</sub> = 50 pF, R <sub>L</sub> = 499 Ω.		
tPHZ	Propagation Delay /Data-Output OE to Qn	2.0	8.0	2.0	10	2.0	10	ns	V <sub>CC</sub> = 5.0 V, C <sub>L</sub> = 50 pF, R <sub>L</sub> = 499 Ω.		
tPZL	Propagation Delay /Data-Output OE to Qn	4.0	18	4.0	21	4.0	21	ns	V <sub>CC</sub> = 5.0 V, C <sub>L</sub> = 50 pF, R <sub>L</sub> = 499 Ω.		
tPZH	Propagation Delay /Data-Output OE to Qn	4.0	18	4.0	21	4.0	21	ns	V <sub>CC</sub> = 5.0 V, C <sub>L</sub> = 50 pF, R <sub>L</sub> = 499 Ω.		
f <sub>MAX</sub>	Maximum Clock Frequency	30		30		30		MHz	V <sub>CC</sub> = 5.0 V, C <sub>L</sub> = 50 pF, (See Note 1).		

NOTE:

1. f<sub>MAX</sub>, limit is the frequency of the input pulse. The output frequency shall be one half the input frequency.