

Quad two-input AND gate

54F08

ORDERING INFORMATION

DESCRIPTION	ORDER CODE	PACKAGE DESIGNATOR*
14-Pin Ceramic DIP	54F08/BCA	GDIP1-T14
14-Pin Ceramic Flat Pack	54F08/BDA	GDFP1-F14
20-Pin Ceramic LLCC	54F08/B2A	CQCC2-N20

* MIL-STD 1835 or Appendix A of 1995 Military Data Handbook

FUNCTION TABLE

INPUTS		OUTPUT
A	B	Y
L	L	L
L	H	L
H	L	L
H	H	H

H = High voltage level
L = Low voltage level

INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	54F(U.L.) HIGH/LOW	LOAD VALUE HIGH/LOW
A, B	Inputs	1.0/1.0	20 μ A/0.6mA
Y	Outputs	50/33	1.0mA/20mA


NOTE: One (1.0) FAST Unit Load (U.L.) is defined as: 20 μ A in the High state and 0.6mA in the Low state.

ABSOLUTE MAXIMUM RATINGS


(Operation beyond the limits set forth in this table may impair the useful life of the device. Unless otherwise noted these limits are over the operating free-air temperature range.)

SYMBOL	PARAMETER	RATING	UNIT
V_{CC}	Supply voltage range	-0.5 to +7.0	V
V_I	Input voltage range	-0.5 to +7.0	V
I_I	Input current range	-30 to +5	mA
V_O	Voltage applied to output in High output state range	-0.5 to + V_{CC}	V
I_O	Current applied to output in Low output state	40	mA
T_{STG}	Storage temperature range	-65 to +150	$^{\circ}$ C

PIN CONFIGURATION



LOGIC SYMBOL



7110826 0085473 328

February 19, 1988

681

853-0226 F01024

54F08

Pin configuration diagram for the 16-pin DIP package. The pins are numbered 1 through 16 in a counter-clockwise direction starting from the top center. Pin 1 is labeled 'NC' (No Connection) and Pin 2 is labeled 'Vcc'. Pin 9 is labeled 'GND' and Pin 10 is labeled 'NC'. Pins 3, 4, 5, 6, 7, 8, 11, 12, 13, 14, 15, and 16 are all labeled 'NC'.

SYMBOL	PARAMETER	LIMITS			UNIT
		MIN	NOM	MAX	
V _{CC}	Supply voltage	4.5	5.0	5.5	V
V _{IH}	High-level input voltage	2.0			V
V _{IL}	Low-level input voltage			0.8	V
I _{IK}	Input clamp current			-18	mA
I _{OH}	High-level output current			-1	mA
I _{OL}	Low-level output current			20	mA
T _A	Operating free-air temperature range	-55		+125	°C

SYMBOL	PARAMETER		TEST CONDITIONS ¹	LIMITS			UNIT
				MIN	TYP ²	MAX	
V _{OH}	High-level output voltage		V _{CC} = Min, V _{IL} = Max, I _{OH} = Max, V _{IH} = Min	2.5			V
V _{OL}	Low-level output voltage		V _{CC} = Min, V _{IL} = Max, I _{OL} = Max, V _{IH} = Min		0.35	0.50	V
V _{IK}	Input clamp voltage		V _{CC} = Min, I _I = I _{IK}		-0.73	-1.2	V
I _{IH2}	Input current at maximum input voltage		V _{CC} = Max, V _I = 7.0V		5	100	μA
I _{IH1}	High-level input current		V _{CC} = Max, V _I = 2.7V		1	20	μA
I _{IL}	Low-level input current		V _{CC} = Max, V _I = 0.5V		-0.4	-0.6	mA
I _{OS}	Short-circuit output current ³		V _{CC} = Max, V _O = 0.0V	-60	-90	-150	mA
I _{CC}	Supply current (total)	I _{CC} H	V _{CC} = Max	V _I ≥ 4.0V	5.5	8.3	mA
		I _{CC} L			8.6	12.9	mA

682

Quad two-input AND gate

54F08


AC ELECTRICAL CHARACTERISTICS

SYMBOL	PARAMETER	TEST CONDITIONS	LIMITS						UNIT
			$T_A = +25^{\circ}\text{C}$, $V_{CC} = +5.0\text{V}$ $C_L = 50\text{pF}$ $R_L = 500\Omega$			$T_A = -55^{\circ}\text{C to } +125^{\circ}\text{C}$ $V_{CC} = +5.0\text{V} \pm 10\%$ $C_L = 50\text{pF}$, $R_L = 500\Omega$			
			MIN	TYP	MAX	MIN	MAX		
t_{PLH}	Propagation delay A, B to Y	Waveform 1	3.0	4.2	5.6	2.5	7.5	ns	
t_{PHL}			2.5	4.0	5.3	2.0	7.5	ns	

NOTES:


- For conditions shown as Min or Max, use the appropriate value specified under recommended operating conditions for the applicable type and function table for operating mode.
- All typical values are at $V_{CC} = 5\text{V}$, $T_A = 25^\circ\text{C}$.
- Not more than one output should be shorted at a time. For testing I_{OS} , the use of high-speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a High output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, I_{OS} tests should be performed last.

AC WAVEFORM


NOTE: For all waveforms, $V_M = 1.5\text{V}$

Waveform 1. For Non-Inverting Outputs

TEST CIRCUIT AND WAVEFORM



Test Circuit for Totem-Pole Outputs

 $V_M = 1.5\text{V}$

Input Pulse Definition

DEFINITIONS:

- R_L = Load Resistor; see AC Characteristics for value.
 C_L = Load capacitance includes jig and probe capacitance; see AC Characteristics for value.
 R_T = Termination resistance should be equal to Z_{OUT} of pulse generators.
 V_X = Unlocked pins must be held at: $\leq 0.8\text{V}$, $\geq 2.7\text{V}$ or open per FunctionTable.

INPUT PULSE CHARACTERISTICS				
Family	Rep. Rate	Pulse Width	t_{TLH}	t_{THL}
54F	1MHz	500ns	$\leq 2.5\text{ns}$	$\leq 2.5\text{ns}$

7110826 0085475 1T0

February 19, 1988

683