



54F/74F547

Octal Decoder/Demultiplexer with Address Latches and Acknowledge

General Description



The 'F547 is a 3-to-8 line address decoder with latches for address storage. Designed primarily to simplify multiple chip selection in a microprocessor system, it contains one active LOW and two active HIGH Enables to conserve address space. Also included is an active LOW Acknowledge output that responds to either a Read or Write input signal when the Enables are active.

Features

- 3-to-8 line address decoder
- Address storage latches
- Multiple enables for address extension
- Open collector acknowledge output


Ordering Code: See Section 5

Logic Symbols




Connection Diagrams

Pin Assignment
for DIP, SOIC and Flatpak



Pin Assignment
for LCC



Unit Loading/Fan Out: See Section 2 for U.L. definitions

Pin Names	Description	54F/74F	
		U.L. HIGH/LOW	Input I_{IH}/I_{IL} Output I_{OH}/I_{OL}
A_0 – A_2	Address Select Inputs	1.0/1.0	20 μ A/–0.6 mA
$\bar{E}_1$	Chip Enable Input (Active LOW)	1.0/1.0	20 μ A/–0.6 mA
E_2, E_3	Chip Enable Inputs	1.0/1.0	20 μ A/–0.6 mA
LE	Latch Enable Input	1.0/1.0	20 μ A/–0.6 mA
$\bar{RD}$	Read Acknowledge Input (Active LOW)	1.0/1.0	20 μ A/–0.6 mA
$\bar{WR}$	Write Acknowledge Input (Active LOW)	1.0/1.0	20 μ A/–0.6 mA
$\bar{ACK}$	Open Collector Acknowledge Output (Active LOW)	*OC/33.3	*OC/20 mA
$\bar{O}_0$ – $\bar{O}_7$	Decoded Outputs (Active LOW)	50/33.3	–1 mA/20 mA

*OC = Open Collector

Functional Description

When enabled, the 'F547 accepts the A_0 – A_2 Address inputs and decodes them to select one of eight active LOW, mutually exclusive outputs, as shown in the Decoder Truth Table. With LE HIGH, the Address latches are transparent and the output selection changes each time the A_0 – A_2 address changes. When LE is LOW, the latches store the last valid address preceding the HIGH-to-LOW transition of the LE input signal. For applications in which the separation of latch enable and chip enable functions is not required, LE and $\bar{E}_1$ can be tied together, such that when HIGH the outputs are OFF and the latches are transparent, and when LOW the latches are storing and the selected output is enabled.

The open collector Acknowledge ($\bar{ACK}$) output is normally HIGH (i.e., OFF) and goes LOW when $\bar{E}_1, E_2$ and E_3 are all active and either the Read ($\bar{RD}$) or Write ($\bar{WR}$) input is LOW, as indicated in the Acknowledge Truth Table.

Acknowledge Truth Table

Inputs					Output
$\bar{E}_1$	E_2	E_3	$\bar{RD}$	$\bar{WR}$	$\bar{ACK}$
H	X	X	X	X	H
X	L	X	X	X	H
X	X	L	X	X	H
L	H	H	H	H	H
L	H	H	L	X	L
L	H	H	X	L	L

H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial

Latch Status Table

Input LE	Latch Status
H	Transparent
L	Storing

Output Status Table

Inputs			Decoder Outputs
$\bar{E}_1$	E_2	E_3	
L	H	H	$\bar{O}_n = \text{LOW}^\dagger$
H	X	X	O_0 – $O_7 = \text{HIGH}$
X	L	X	O_0 – $O_7 = \text{HIGH}$
X	X	L	O_0 – $O_7 = \text{HIGH}$


† See Decoder Truth Table

Decoder Truth Table*

Inputs			Outputs							
A_2	A_1	A_0	$\bar{O}_0$	$\bar{O}_1$	$\bar{O}_2$	$\bar{O}_3$	$\bar{O}_4$	$\bar{O}_5$	$\bar{O}_6$	$\bar{O}_7$
L	L	L	L	H	H	H	H	H	H	H
L	L	H	H	L	H	H	H	H	H	H
L	H	L	H	H	L	H	H	H	H	H
L	H	H	H	H	H	L	H	H	H	H
H	L	L	H	H	H	H	L	H	H	H
H	L	H	H	H	H	H	H	L	H	H
H	H	L	H	H	H	H	H	H	L	H
H	H	H	H	H	H	H	H	H	H	L

*Assuming $\bar{E}_1$, LOW; E_2 and E_3 , HIGH

Logic Diagram



TL/F/9557-5

Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Storage Temperature	−65°C to +150°C
Ambient Temperature under Bias	−55°C to +125°C
Junction Temperature under Bias	−55°C to +175°C
V _{CC} Pin Potential to Ground Pin	−0.5V to +7.0V
Input Voltage (Note 2)	−0.5V to +7.0V
Input Current (Note 2)	−30 mA to +5.0 mA
Voltage Applied to Output in HIGH State (with V _{CC} = 0V)	
Standard Output	−0.5V to V _{CC}
TRI-STATE® Output	−0.5V to +5.5V
Current Applied to Output in LOW State (Max)	twice the rated I _{OL} (mA)

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

Recommended Operating Conditions

Free Air Ambient Temperature	
Military	−55°C to +125°C
Commercial	0°C to +70°C
Supply Voltage	
Military	+4.5V to +5.5V
Commercial	+4.5V to +5.5V

DC Electrical Characteristics

Symbol	Parameter	54F/74F			Units	V _{CC}	Conditions
		Min	Typ	Max			
V _{IH}	Input HIGH Voltage	2.0			V		Recognized as a HIGH Signal
V _{IL}	Input LOW Voltage			0.8	V		Recognized as a LOW Signal
V _{CD}	Input Clamp Diode Voltage			−1.2	V	Min	I _{IN} = −18 mA
V _{OH}	Output HIGH Voltage	54F 10% V _{CC} 74F 10% V _{CC} 74F 5% V _{CC}	2.5 2.5 2.7		V	Min	I _{OH} = −1 mA ($\overline{O}_n$) I _{OH} = −1 mA ($\overline{O}_n$) I _{OH} = −1 mA ($\overline{O}_n$)
V _{OL}	Output LOW Voltage	54F 10% V _{CC} 74F 10% V _{CC}		0.5 0.5	V	Min	I _{OL} = 20 mA (ACK, $\overline{O}_n$) I _{OL} = 20 mA (ACK, $\overline{O}_n$)
I _{IH}	Input HIGH Current	54F 74F		20.0 5.0	μA	Max	V _{IN} = 2.7V
I _{BVI}	Input HIGH Current Breakdown Test	54F 74F		100 7.0	μA	Max	V _{IN} = 7.0V
I _{CEX}	Output HIGH Leakage Current	54F 74F		250 50	μA	Max	V _{OUT} = V _{CC} ($\overline{O}_n$)
V _{ID}	Input Leakage Test	74F	4.75		V	0.0	I _{ID} = 1.9 μA All Other Pins Grounded
I _{OD}	Output Leakage Circuit Current	74F		3.75	μA	0.0	V _{IOD} = 150 mV All Other Pins Grounded
I _{IL}	Input LOW Current			−0.6	mA	Max	V _{IN} = 0.5V
I _{OS}	Output Short-Circuit Current		−60	−150	mA	Max	V _{OUT} = 0V ($\overline{O}_n$)
I _{OHC}	Open Collector, Output OFF Leakage Test			250	μA	Min	V _{OUT} = V _{CC} (ACK)
I _{CC}	Power Supply Current		17	30	mA	Max	

AC Electrical Characteristics: See Section 2 for Waveforms and Load Configurations

Symbol	Parameter	74F			54F		74F		Units	Fig. No.
		$T_A = +25^{\circ}\text{C}$ $V_{CC} = +5.0\text{V}$ $C_L = 50\text{ pF}$			$T_A, V_{CC} = \text{Mil}$ $C_L = 50\text{ pF}$		$T_A, V_{CC} = \text{Com}$ $C_L = 50\text{ pF}$			
		Min	Typ	Max	Min	Max	Min	Max		
t_{PLH} t_{PHL}	Propagation Delay A_n to $\overline{O}_n$	2.0 4.5	7.0 9.0	9.0 12.0	3.0 5.0	10.5 13.5	1.5 4.0	10.0 13.0	ns	2-3
t_{PLH} t_{PHL}	Propagation Delay $\overline{E}_1$ to $\overline{O}_n$	2.5 3.0	6.5 6.5	8.5 8.5	3.0 3.5	10.0 10.0	2.0 3.0	9.5 9.5	ns	2-3
t_{PLH} t_{PHL}	Propagation Delay LE to $\overline{O}_n$	3.5 5.0	7.5 14.5	10.0 14.0	4.0 5.0	11.5 20.0	3.0 5.0	11.0 15.0	ns	2-3
t_{PLH} t_{PHL}	Propagation Delay $\overline{E}_2$ or $\overline{E}_3$ to $\overline{O}_n$	4.0 4.0	8.5 8.5	10.0 10.0	4.5 4.5	12.5 12.5	3.0 4.0	11.0 11.0	ns	2-3
t_{PLH} t_{PHL}	Propagation Delay $\overline{E}_1, \overline{RD}$ or $\overline{WR}$ to $\overline{ACK}$	6.5 3.5	11.0 7.5	13.0 9.5	6.5 3.5	16.0 11.0	6.5 3.0	14.0 10.5	ns	2-3
t_{PLH} t_{PHL}	Propagation Delay $\overline{E}_2$ or $\overline{E}_3$ to $\overline{ACK}$	7.5 4.5	13.0 8.5	14.0 12.0	8.0 5.0	18.5 12.5	7.0 4.0	15.0 11.0	ns	2-3

AC Operating Requirements: See Section 2 for Waveforms

Symbol	Parameter	74F		54F		74F		Units	Fig. No.
		$T_A = +25^{\circ}\text{C}$ $V_{CC} = +5.0\text{V}$		$T_A, V_{CC} = \text{Mil}$		$T_A, V_{CC} = \text{Com}$			
		Min	Max	Min	Max	Min	Max		
$t_s(\text{H})$	Setup Time, HIGH or LOW	5.0		5.0		5.0		ns	2-6
$t_s(\text{L})$	A_n to LE	5.0		5.0		5.0			
$t_h(\text{H})$	Hold Time, HIGH or LOW	6.0		6.0		6.0			
$t_h(\text{L})$	A_n to LE	6.0		6.0		6.0			
$t_w(\text{H})$	LE Pulse Width, HIGH	6.0		6.0		6.0		ns	2-4