



T-52-01-00

827 • 828

54F/74F827 • 54F/74F828 10-Bit Buffers/Line Drivers

General Description


The 'F827 and 'F828 10-bit bus buffers provide high performance bus interface buffering for wide data/address paths or buses carrying parity. The 10-bit buffers have NOR output enables for maximum control flexibility.

The 'F827 and 'F828 are functionally- and pin-compatible to AMD's Am29827 and Am29828. The 'F828 is an inverting version of the 'F827.

Ordering Code: See Section 5

Connection Diagrams

Pin Assignment for
DIP, Flatpak and SOIC
'F827




TL/F/9598-1

Features


- TRI-STATE® output
- 'F828 is inverting
- Direct replacement for AMD's Am29827 and Am29828

Pin Assignment
for LCC
'F827




TL/F/9598-2

'F828



TL/F/9598-8

'F828




TL/F/9598-9


4*

Logic Symbols


7-52-07




TL/F/9598-6



TL/F/9598-7



TL/F/9598-3



TL/F/9598-10

T-52-07

827 • 828

Unit Loading/Fan Out: See Section 2 for U.L. definitions

Pin Names	Description	54F/74F	
		U.L. HIGH/LOW	Input I_{IH}/I_{IL} Output I_{OH}/I_{OL}
$\overline{OE}_1, \overline{OE}_2$	Output Enable Input	1.0/1.0	20 μA / -0.6 mA
D_0-D_7	Data Inputs	1.0/1.0	20 μA / -0.6 mA
O_0-O_7	Data Outputs, TRI-STATE	600/106.6 (80)	-12 mA/64 mA (48 mA)


Functional Description

The 'F827 and 'F828 are line drivers designed to be employed as memory address drivers, clock drivers and bus-oriented transmitters/receivers which provide improved PC board density. The devices have TRI-STATE outputs controlled by the Output Enable (\overline{OE}) pins. The outputs can sink 64 mA (48 mA mil) and source 15 mA. Input clamp diodes limit high-speed termination effects.

Function Table


\overline{OE}	D_n	Outputs		Function	
		O_n	'F827	'F828	
L	H	H	L	L	Transparent
L	L	L	H	H	Transparent
H	X	Z	Z	Z	High Z

H = HIGH Voltage level
L = LOW Voltage Level
Z = High Impedance
X = Immateral

Logic Diagrams

TL/F/9598-4

Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.



TL/F/9598-11

Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

4

T-52-07

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Storage Temperature -65°C to $+150^{\circ}\text{C}$

Ambient Temperature under Bias -55°C to $+125^{\circ}\text{C}$

Junction Temperature under Bias -55°C to $+175^{\circ}\text{C}$

V_{CC} Pin Potential to Ground Pin -0.5V to $+7.0\text{V}$

Input Voltage (Note 2) -0.5V to $+7.0\text{V}$

Input Current (Note 2) -30 mA to $+5.0\text{ mA}$

Voltage Applied to Output in HIGH State (with $V_{CC} = 0\text{V}$)
Standard Output -0.5V to V_{CC}
TRI-STATE Output -0.5V to $+5.5\text{V}$

Current Applied to Output
In LOW State (Max) twice the rated I_{OL} (mA)

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

Recommended Operating Conditions

Free Air Ambient Temperature

Military	-55°C to $+125^{\circ}\text{C}$
Commercial	0°C to $+70^{\circ}\text{C}$

Supply Voltage	$+4.5\text{V}$ to $+5.5\text{V}$
Military	$+4.5\text{V}$ to $+5.5\text{V}$
Commercial	$+4.5\text{V}$ to $+5.5\text{V}$

DC Electrical Characteristics

Symbol	Parameter	54F/74F			Units	V_{CC}	Conditions
		Min	Typ	Max			
V_{IH}	Input HIGH Voltage	2.0			V		Recognized as a HIGH Signal
V_{IL}	Input LOW Voltage		0.8		V		Recognized as a LOW Signal
V_{CD}	Input Clamp Diode Voltage		-1.2		V	Min	$I_{IN} = -18\text{ mA}$
V_{OH}	Output HIGH Voltage	54F 10% V_{CC} 54F 10% V_{CC} 74F 10% V_{CC} 74F 10% V_{CC} 74F 5% V_{CC}	2.4 2.0 2.4 2.0 2.7		V	Min	$I_{OH} = -3\text{ mA}$ $I_{OH} = -12\text{ mA}$ $I_{OH} = -3\text{ mA}$ $I_{OH} = -15\text{ mA}$ $I_{OH} = -3\text{ mA}$
V_{OL}	Output LOW Voltage	54F 10% V_{CC} 74F 10% V_{CC}	0.55 0.55		V	Min	$I_{OL} = 48\text{ mA}$ $I_{OL} = 64\text{ mA}$
I_{IH}	Input HIGH Current	54F 74F		20.0 5.0	μA	Max	$V_{IN} = 2.7\text{V}$
I_{BVI}	Input HIGH Current Breakdown Test	54F 74F		100 7.0	μA	Max	$V_{IN} = 7.0\text{V}$
I_{CEX}	Output HIGH Leakage Current	54F 74F		250 50	μA	Max	$V_{OUT} = V_{CC}$
V_{ID}	Input Leakage Test	74F	4.75		V	0.0	$I_{ID} = 1.9\text{ }\mu\text{A}$ All Other Pins Grounded
I_{OD}	Output Leakage Circuit Current	74F		3.75	μA	0.0	$V_{OD} = 150\text{ mV}$ All Other Pins Grounded
I_{IL}	Input LOW Current			-0.6	mA	Max	$V_{IN} = 0.5\text{V}$
I_{OZH}	Output Leakage Current			50	μA	Max	$V_{OUT} = 2.7\text{V}$
I_{OZL}	Output Leakage Current			-50	μA	Max	$V_{OUT} = 0.5\text{V}$
I_{os}	Output Short-Circuit Current		-100	-225	mA	Max	$V_{OUT} = 0\text{V}$

T-52-07

827 • 828

DC Electrical Characteristics (Continued)

Symbol	Parameter	54F/74F			Units	V _{CC}	Conditions
		Min	Typ	Max			
I _{zz}	Bus Drainage Test			500	μA	0.0V	V _{OUT} = 5.25V
I _{CCH}	Power Supply Current ('F827)		30	45	mA	Max	V _O = HIGH
I _{CL}	Power Supply Current ('F827)		60	90	mA	Max	V _O = LOW
I _{CCZ}	Power Supply Current ('F827)		40	60	mA	Max	V _O = HIGH Z
I _{CCH}	Power Supply Current ('F828)		14	20	mA	Max	V _O = HIGH
I _{CL}	Power Supply Current ('F828)		56	85	mA	Max	V _O = LOW
I _{CCZ}	Power Supply Current ('F828)		35	50	mA	Max	V _O = HIGH Z

AC Electrical Characteristics: See Section 2 for Waveforms and Load Configurations

Symbol	Parameter	74F			54F		74F		Units	Fig. No.		
		T _A = +25°C V _{CC} = +5.0V C _L = 50 pF			T _A , V _{CC} = MII C _L = 50 pF		T _A , V _{CC} = Com C _L = 50 pF					
		Min	Typ	Max	Min	Max	Min	Max				
t _{PLH}	Propagation Delay Data to Output ('F827)	1.0	3.0	5.5	1.0	7.5	1.0	6.5	ns	2-3		
t _{PHL}		1.5	3.3	5.5	1.5	7.0	1.5	6.0				
t _{PLH}	Propagation Delay Data to Output ('F828)	1.0	3.0	5.0	1.0	6.5	1.0	5.5	ns	2-3		
t _{PHL}		1.0	2.0	4.0	1.0	5.0	1.0	4.0				
t _{PZH}	Output Enable Time OE to O _n	3.0	5.7	9.0	2.5	10.0	2.5	9.5	ns	2-5		
t _{PZL}		3.5	6.8	11.5	3.0	12.5	3.0	12.0				
t _{PHZ}	Output Disable Time OE to O _n	1.5	3.3	8.0	1.5	9.0	1.5	8.5	ns	2-5		
t _{PLZ}		1.0	3.5	8.0	1.0	9.0	1.0	8.5				

42