

54HSC/T Series RADIATION HARD HIGH SPEED CMOS/SOS LOGIC

The CMOS/SOS HSC/T Series offer the combined benefits of low power, high speed CMOS with the inherent latch up immunity, Single Event Upset (SEU) immunity and the high level of radiation hardness of Silicon on Sapphire technology. The 54HSC/T Series of circuits are pin for pin compatible with the 54LS series range.

HSC and HST devices have CMOS and TTL compatible inputs/outputs respectively.

FEATURES

- Radiation Hard to 1MRad (Si)
- High SEU Immunity, Latch Up Free
- Low Power CMOS/SOS Technology
- Plug In Replacement for 54/74LS, HC and HCT

54HSC/T00 Quadruple 2-input positive NAND gates

Dual In Line or Flatpack Packages

Gates and Buffers

EALICOTTOO

54FISC/102	Quadruple 2-input positive NOH gates
54HSC/TO3	Quadruple 2-input positive NAND gates with
	open collector outputs
54HSC/T04	Hex Inverters
54HSC/T08	Quadruple 2-input positive AND gates
54HSC/T10	Triple 3-input positive NAND gates
54HSC14	Hex schmitt-trigger inverters
54HSC/T21	Dual 4-input positive AND gates
54HSC/T27	Triple 3-input positive NOR gates
54HSC/T32	Quadruple 2-input positive OR gates
54HSC/T86	Quadruple 2-input Exclusive OR gates
54HSC/T125	Quadruple bus buffer gates with tri-state outputs
	(Active low enable)
54HSC/T126	Quadruple bus buffer gates with tri-state outputs

Flip-Flops

54HSC/T74	Dual D-type flip-flops with preset and clear
54HSC/T109	Dual J-KB flip-flop with preset and clear
54HSC/T273	Octal D-type flip-flops
54HSC/T374	Octal D-type edge triggered flip-flops
54HSC/T574	Octal D-type edge triggered flip-flops

(Active high enable)

Adders

54HSC/T283 4-bit binary full adders with fast carry

Counters

54HSC/T161	4-bit synchronous binary counter
54HSC/T163	Synchronous 4-bit counter
54HSC/T191	Synchronous 4-bit counter

Decoders/Demultiplexers

54HSC/1138	3-line to 8-line decoder/multiplexer
54HSC/T139	Dual 2 to 4 decoders/multiplexers
54HSC/T148	8-line to 3-line octal priority encoders
54HSC/T151	1 of 8 data selectors/multiplexers
54HSC/T154	4 to 16-line decoders/demultiplexers

54HSC/T157 Quad 2-line to 1-line data selectors/multiplexers

54HSC/T238 3 to 8 decoder/demultiplexer

54HSC/T253 Dual 4 to 1 data selectors/multiplexers

Registers

54HSC/T164	8-bit parallel output serial shift register
54HSC/T165	Parallel load 8-bit shift register
5/H5C/T166	R-hit chift register

Comparators

54HSC/T521 8-bit magnitude comparator

Line Drivers

54HSC/T240	Octal 3-state driver inverting
	Octal 3-state driver complementary enable
54HSC/T244	Octal 3-state driver
54HSC/T540	Octal 3-state driver/buffer inverting
54HSC/T541	Octal 3-state driver/buffer

Transceivers

54HSC/T245 Octal bus transceiver

Latches

54HSC/T373 Octal transparent latch, 3-state outputs 54HSC/T573 Octal transparent latch, 3-state outputs

Miscellaneous

54HSC/T670 4 x 4 register files with tri-state outputs

54HSC/T Series

DC CHARACTERISTICS AND RATINGS

Parameter	Min.	Max.	Units
Supply Voltage	-0.5	10	٧
Input Voltage	-0.3	V _{DD} +0.3	٧
Current Through Any Pin	-25	+25	mA
Operating Temperature	-55	125	°C
Storage Temperature	-65	150	°C

Figure 1: Absolute Maximum Ratings

Note: Stresses above those listed may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these conditions, or at any other condition above those indicated in the operations section of this specification, is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

			Total do	se radia ng 3x10 ⁵		
Symbol	Parameter	Conditions	Min.	Тур.	Max.	Units
V _{DD}	Supply Voltage	-	4.5	5.0	5.5	V
V _{IH1}	HST Input High Voltage	-	2.0	-	-	٧
V _{IL1}	HST Input Low Voltage	-	-	-	0.8	V
V _{IH2}	HSC Input High Voltage	-	3.5	-	-	٧
V _{IL2}	HSC Input Low Voltage	-	-	-	1.5	٧
V _{oH}	Output High Voltage	$V_{IN} = V_{IH} \text{ or } V_{IL}$ $I_{OH} = -20\mu\text{A}^*$ $I_{OH} = 6\text{mA}^*$ $I_{OH} = -11\text{mA}$	V _{DD} -0.1 3.7 2.5		-	> >
V _{OL}	Output Low Voltage	$V_{IN} = V_{IH} \text{ or } V_{IL}$ $I_{OL} = -20\mu\text{A}^*$ $I_{OL} = 6\text{mA}^*$ $I_{OL} = 9\text{mA}$	-	- - -	0.1 0.2 0.4	>>>
I _{IL}	Input Leakage Current	$V_{IN} = V_{DD}$ or V_{SS} All inputs	-	1	5	μА
l _{OL}	Output Leakage Current	V _{OUT} = V _{DD} or V _{SS} Outputs disabled	-	20	50	μА
I _{DD}	Quiescent Current	V _{IN} = V _{DD} Outputs unloaded	-	†	†	μА

 $V_{DD} = 5V\pm10\%$, over full operating temperature range.

Figure 2: Electrical Characteristics

^{*} Guaranteed but not tested.

[†] Refer to individual device types (-55°C / +125°C).

54HSC/T00: Quadruple 2-Input Positive NAND Gates

The 54HSC/T00 is a Quadruple 2-Input Positive NAND gate.

Inp	uts	Outputs
Α	В	Y
L	L	Н
L	н	н
н	L	н
Н	н	L

H = high level, L = low level
Figure 1: Function Table




Figure 2: Logic Diagram




Figure 3: Pin Out

		+2	+25°C		-55°C / +125°C	
Symbol	Parameter	Тур.	Max.	Тур.	Max.	Units
t _{PLH}	Propagation delay time, low to high level output	11	20	17	22	ns
t _{PHL}	Propagation delay time, high to low level output	10	18	18	20	ns

Figure 4: Switching Characteristics

			Limits				
			+2	5°C	-55°C /	+125°C	
Symbol	Parameter	Test Conditions	Min.	Max.	Min.	Мах.	Units
I _{DD}	Quiescent Current	V _{IN} = 0V or V _{DD}	-	10	-	300	μА
V _{OL}	Output Voltage Low Level	I _{OL} = 9mA	-	0.4	-	0.4	V
V _{OH}	Output Voltage High Level	I _{OH} = -11mA	2.5	-	2.5	-	V
$V_{\rm IL1}$	Voltage Input Low (CMOS)			1.5	-	1.5	V
V _{IH1}	Voltage Input High (CMOS)	-	3.5	-	3.5	-	V
V _{IL2}	Voltage Input Low (TTL)	-	-	0.8	- 1	0.8	V
V _{IH2}	Voltage Input High (TTL)	-	2.0		2.0	-	l v
IN	Input Leakage Current	V _{IN} = V _{DD} or V _{SS}	-	±0.5	-	±5.0	μА

Figure 5: DC Characteristics

54HSC/T02: Quadruple 2-Input Positive NOR Gates

The 54HSC/T02 is a Quadruple 2-Input Positive NOR gate.

Inp	uts	Outputs
A	В	Y
L	L	Н
L	н	L
н	L	L
Н	Н	L

H = high level, L = low level

Figure 1: Function Table




Figure 2: Logic Diagram .




Figure 3: Pin Out

		+25°C -55°C		-55°C /	+125°C	
Symbol	Parameter	Тур.	Max.	Тур.	Max.	Units
t _{PLH}	Propagation delay time, low to high level output	11	20	17	22	ns
t _{PHL}	Propagation delay time, high to low level output	10	18	18	20	ns

Figure 4: Switching Characteristics

					-		
			+25°C			-55°C / +125°C	
Symbol	Parameter	Test Conditions	Min.	Max.	Min.	Max.	Units
1 _{DD}	Quiescent Current	V _{IN} = 0V or V _{DD}	-	10	-	300	μА
V _{OL}	Output Voltage Low Level	I _{OL} = 9mA	-	0.4	-	0.4	V
V _{OH}	Output Voltage High Level	I _{OH} = -11mA	2.5	-	2.5	-	v
V _{IL1}	Voltage Input Low (CMOS)	-	-	1.5	-	1.5	V
V _{IH1}	Voltage Input High (CMOS)	-	3.5	-	3.5	-	V
V _{IL2}	Voltage Input Low (TTL)	-	-	0.8	-	0.8	V
V _{IH2}	Voltage Input High (TTL)	-	2.0	-	2.0	-	V
I _{IN}	Input Leakage Current	V _{IN} = V _{DD} or V _{SS}	-	±0.5	-	±5.0	μА

Figure 5: DC Characteristics

54HSC/T03: Quadruple 2-Input Positive NAND Gates With Open Collector Outputs

The 54HSC/T03 is a Quadruple 2-Input Positive NAND gate with open collector output.

lnp	uts	Outputs
A	В	Y
L	L	н
L	н	н
н	L	н
н	н	L

H = high level, L = low level

Figure 1: Function Table




Figure 2: Logic Diagram




Figure 3: Pin Out

		+2	+25°C		-55°C / +125°C	
Symbol	Parameter	Тур.	Max.	Тур.	Max.	Units
t _{PLH}	Propagation delay time, low to high level output	11	20	17	22	ns
t _{PHL}	Propagation delay time, high to low level output	10	18	18	20	ns

Figure 4: Switching Characteristics

			+25°C		-55°C / +125°C		
Symbol	Parameter	Test Conditions	Min.	Max.	Min.	Max.	Units
I _{DD}	Quiescent Current	V _{IN} = 0V or V _{DD}	-	10	-	300	μА
Vol	Output Voltage Low Level	I _{OL} = 9mA	-	0.4	-	0.4	v
V _{OH}	Output Voltage High Level	I _{OH} = -11mA	2.5	-	2.5	-	V
V _{IL1}	Voltage Input Low (CMOS)			1.5	-	1.5	l v
V _{IH1}	Voltage Input High (CMOS)	-	3.5	-	3.5	_	l v
V _{IL2}	Voltage Input Low (TTL)	-	-	0.8	-	0.8	l v
V _{IH2}	Voltage Input High (TTL)	-	2.0	-	2.0	-	l v
I _{iN}	Input Leakage Current	V _{IN} = V _{DD} or V _{SS}	-	±0.5	-	±0.5	μΑ

Figure 5: DC Characteristics

54HSC/T Series

54HSC/T04: Hex Inverters

The 54HSC/T04 consists of six Hex Inverters.

Inputs	Outputs
A	Υ
Н	L
L	н

H = high level, L = low level

Figure 1: Function Table




Figure 2: Logic Diagram




Figure 3: Pin Out

		+25°C		-55°C / +125°C		
Symbol	Parameter	Тур.	Max.	Тур.	Max.	Units
t _{PLH}	Propagation delay time, low to high level output Propagation delay time, high to low level output	11 10	20 18	17 18	22 20	ns ns

Figure 4: Switching Characteristics

			+25		+25°C -55°C/		
Symbol	Parameter	Test Conditions	Min.	Max.	Min.	Max.	Units
l _{DD}	Quiescent Current	V _{IN} = 0V or V _{DD}	-	10	-	300	μА
V _{OL}	Output Voltage Low Level	I _{OL} = 9mA	-	0.4	-	0.4	V
V _{OH}	Output Voltage High Level	I _{OH} = -11mA	2.5	-	2.5	-	V
V _{IL1}	Voltage Input Low (CMOS)	-	-	1.5	-	1.5	v
V _{IH1}	Voltage Input High (CMOS)	-	3.5	-	3.5	-	V
V _{IL2}	Voltage Input Low (TTL)		-	0.8	-	0.8	V
V _{IH2}	Voltage Input High (TTL)	-	2.0	-	2.0	-	V
i _{IN}	Input Leakage Current	$V_{iN} = V_{DD}$ or V_{SS}	-	±0.5	-	±5.0	μА

Figure 5: DC Characteristics

54HSC/T08: Quadruple 2-Input Positive AND Gates

The 54HSC/T08 is a Quadruple 2-Input Positive AND gate.

lnp	uts	Outputs
A	В	Υ
L	L	L
L	н	L
Н	L	L
Н	н	Н

H = high level, L = low level

Figure 1: Function Table




Figure 2: Logic Diagram




Figure 3: Pin Out

		+2	+25°C		-55°C / +125°C	
Symbol	Parameter	Тур.	Max.	Тур.	Max.	Units
t _{PLH} t _{PHL}	Propagation delay time, low to high level output Propagation delay time, high to low level output	11 10	20 18	17 18	22 20	ns ns

Figure 4: Switching Characteristics

				+25°C		+125°C	
Symbol	Parameter	Test Conditions	Min.	Max.	Min.	Max.	Units
I _{DD}	Quiescent Current	V _{IN} = 0V or V _{DD}	-	10	-	300	μА
V _{OL}	Output Voltage Low Level	I _{OL} = 9mA	-	0.4	-	0.4	v
V_{OH}	Output Voltage High Level	I _{OH} = -11mA	2.5	-	2.5		V
V _{IL1}	Voltage Input Low (CMOS)		-	1.5	-	1.5	V
V _{IH1}	Voltage Input High (CMOS)	-	3.5	-	3.5	-	V
V _{IL2}	Voltage Input Low (TTL)	-	-	0.8	-	0.8	v
V _{IH2}	Voltage Input High (TTL)	-	2.0	-	2.0	-	v
I _{IN}	Input Leakage Current	V _{IN} = V _{DD} or V _{SS}	-	±0.5	-	±5.0	μА

Figure 5: DC Characteristics

54HSC/T10 : Triple 3-Input Positive NAND Gates

The 54HSC/T10 is a Triple 3-Input Positive NAND gate.

	Inputs	Outputs	
Α	В	С	Υ
L	х	х	Н
X	L	x	н
X	х	L	н
Н	н	н	L

H = high level, L = low level, X = irrelevant

Figure 1: Function Table




Figure 2: Logic Diagram




Figure 3: Pin Out

		+2	5°C	-55°C /		
Symbol	Parameter	Тур.	Max.	Тур.	Max.	Units
t _{PLH} t _{PHL}	Propagation delay time, low to high level output Propagation delay time, high to low level output	11 10	20 18	17 18	22 20	ns ns

Figure 4: Switching Characteristics

			+25°C		-55°C / +125°C		
Symbol	Parameter	Test Conditions	Min.	Max.	Min.	Max.	Units
I _{DD}	Quiescent Current	V _{IN} = 0V or V _{DD}	-	10	-	300	μА
V _{OL}	Output Voltage Low Level	I _{OL} = 9mA	-	0.4	-	0.4	V
V _{OH}	Output Voltage High Level	I _{OH} = -11mA	2.5	-	2.5	-	V
V _{IL1}	Voltage Input Low (CMOS)	-	-	1.5	-	1.5	V
V _{IH1}	Voltage Input High (CMOS)		3.5	-	3.5	-	V
V _{IL2}	Voltage Input Low (TTL)	-	-	0.8	-	0.8	V
V _{IH2}	Voltage Input High (TTL)		2.0	-	2.0	-	V
I	Input Leakage Current	$V_{IN} = V_{DD}$ or V_{SS}	-	±0.5	-	±5.0	μА

Figure 5: DC Characteristics

54HSC14: Hex Schmitt-Trigger Inverters

The 54HSC/T14 consists of six Hex Schmitt-Trigger Inverters.

Inputs	Outputs
A	Υ
L	Н
Н	L

H = high level, L = low level
Figure 1: Function Table




Figure 2: Logic Diagram




Figure 3: Pin Out

			+25°C -			
Symbol	Parameter	Тур.	Max.	Тур.	Max.	Units
t _{PLH} t _{PHL}	Propagation delay time, low to high level output Propagation delay time, high to low level output	11 10	20 18	17 18	22 20	nş ns

Figure 4: Switching Characteristics

			+2	5°C	-55°C /	+125°C	
Symbol	Parameter	Test Conditions	Min.	Max.	Min.	Max.	Units
I _{DD}	Quiescent Current	V _{IN} = 0V or V _{DD}	-	10	-	300	μА
V _{OL}	Output Voltage Low Level	I _{OL} = 9mA	-	0.4	-	0.4	V
V _{OH}	Output Voltage High Level	I _{OH} = -11mA	2.5	-	2.5	-	V
V _{IL1}	Voltage Input Low (CMOS)	-	-	1.5	-	1.5	V
V _{IH1}	Voltage Input High (CMOS)	-	3.5	-	3.5	-	v
V _{IL2}	Voltage Input Low (TTL)	-	-	0.8	-	0.8	l v
V _{IH2}	Voltage Input High (TTL)	-	2.0	-	2.0] -	l v
I _{IN}	Input Leakage Current	V _{IN} = V _{DD} or V _{SS}	-	±0.5	-	±5.0	μΑ

Figure 5: DC Characteristics

54HSC/T21: Dual 4-Input Positive AND Gates

The 54HSC/T21 is a Dual 4-Input Positive AND gate.

	Inp	uts		Outputs
A	В	С	D	Y
L	L	L	L	L
L	L	L	Н	L
L	L	Н	L	L
L	L	Н	Н	L
L	н	L	L	L
L	н	L	Н	L
	н	Н	L	L
L	Н	Н	н	L
Н	L	L	L	L
Н		L	н	L
Н	L L	Н	L	L
Н	L	Н	Н	L
Н	н	L	L	L
Н	н	L	н	L
Н	н	Н	L	L
Н	Н	Н	н	Н






Figure 2: Logic Diagram




Figure 3: Pin Out

H = high level, L = low level

Figure 1: Function Table

		+25°C -55°C			55°C / +125°C	
Symbol	Parameter	Тур.	Max.	Тур.	Max.	Units
t _{PLH}	Propagation delay time, low to high level output	11	20	17	22	ns
t _{PHL}	Propagation delay time, high to low level output	10	18	18	20	ns

Figure 4: Switching Characteristics

			+25°C		-55°C / +125°C		
Symbol	Parameter	Test Conditions	Min.	Max.	Min.	Max.	Units
I _{DD}	Quiescent Current	V _{IN} = 0V or V _{DD}	-	10	-	300	μА
V _{OL}	Output Voltage Low Level	I _{OL} = 9mA	-	0.4	-	0.4	V
VOH	Output Voltage High Level	I _{OH} = -11mA	2.5	-	2.5	-	V
V _{IL1}	Voltage Input Low (CMOS)	-	-	1.5	-	1.5	V
V _{IH1}	Voltage Input High (CMOS)	-	3.5	-	3.5	-	v
V _{IL2}	Voltage Input Low (TTL)	-	-	0.8	-	0.8	V
V _{iH2}	Voltage Input High (TTL)	-	2.0	-	2.0	-	V
I _{IN}	Input Leakage Current	V _{IN} = V _{DD} or V _{SS}	-	±0.5	-	±5.0	μА

Figure 5: DC Characteristics

54HSC/T27: Triple 3-Input Positive NOR Gates

The 54HSC/T27 is a Triple 3-Input Positive NOR gate.

	Inputs		Outputs
Α	В	С	Y
L	L	L	Н
L	L	н	L
L	н	L	L
L	н	н	L
н	L	L	L
Н	L	н	L
н	Н	L	L
н	Н	Н	Ľ




Figure 1: Function Table




Figure 2: Logic Diagram




Figure 3: Pin Out

		+25°C		-55°C /	-55°C / +125°C	
Symbol	Parameter	Тур.	Max.	Тур.	Max.	Units
t _{PLH} t _{PHL}	Propagation delay time, low to high level output Propagation delay time, high to low level output	11 10	20 18	17 18	22 20	ns ns

Figure 4: Switching Characteristics

			+25°C		-55°C/+125°C		1
Symbol	Parameter	Test Conditions	Min.	Max.	Min.	Max.	Units
I _{DD}	Quiescent Current	V _{IN} = 0V or V _{DD}	-	10		300	μА
V _{OL}	Output Voltage Low Level	I _{OL} = 9mA		0.4	-	0.4	V
V _{OH}	Output Voltage High Level	I _{OH} = -11mA	2.5	-	2.5	-	V
V_{JL1}	Voltage Input Low (CMOS)	-		1.5	-	1.5	V
V _{IH1}	Voltage Input High (CMOS)	-	3.5	-	3.5	-	V
V _{IL2}	Voltage Input Low (TTL)	-	-	0.8	-	0.8	l v
V _{IH2}	Voltage Input High (TTL)	-	2.0	-	2.0		l v
I _{IN}	Input Leakage Current	V _{IN} = V _{DD} or V _{SS}	-	±0.5	-	±5.0	μА

Figure 5: DC Characteristics

54HSC/T32: Quadruple 2-Input Positive OR Gates

The 54HSC/T32 is a Quadruple 2-Input Positive OR gate.

Inp	uts	Outputs
Α	В	Y
L	L	L
L	н	н
Н	L	Н
Н	Н	н

H = high level, L = low level

Figure 1: Function Table




Figure 2: Logic Diagram




Figure 3: Pin Out

		+25°C -55°C / +125°C			+125°C	
Symbol	Parameter	Тур.	Max.	Тур.	Max.	Units
t _{PLH}	Propagation delay time, low to high level output Propagation delay time, high to low level output	11 10	20 18	17 18	22 20	ns ns

Figure 4: Switching Characteristics

				+25°C		+125°C	
Symbol	Parameter	Test Conditions	Min.	Max.	Min.	Max.	Units
I _{DD}	Quiescent Current	V _{IN} = 0V or V _{DD}	-	10	-	300	μА
V _{OL}	Output Voltage Low Level	I _{OL} = 9mA	-	0.4	-	0.4	V
V _{OH}	Output Voltage High Level	I _{OH} = -11mA	2.5	-	2.5	-	V
V _{IL1}	Voltage Input Low (CMOS)	-	-	1.5	-	1.5	V
V _{IH1}	Voltage Input High (CMOS)	-	3.5	-	3.5	-	V
V _{IL2}	Voitage Input Low (TTL)	-	-	0.8	-	0.8	V
V _{IH2}	Voltage Input High (TTL)		2.0	-	2.0	-	V
I _{IN}	Input Leakage Current	$V_{IN} = V_{DD}$ or V_{SS}	-	±0.5	-	±5.0	μА

Figure 5: DC Characteristics

54HSC/T86: Quadruple 2-Input Exclusive OR Gates

The 54HSC/T86 is a Quadruple 2-Input Exclusive OR gate.

Inp	uts	Outputs
A	В	Y
L	L	L
L	н	н
н	L	Н
н	н	L

H = high level, L = low level

Figure 1: Function Table




Figure 2: Logic Diagram




Figure 3: Pin Out

			+25°C			
Symbol	Parameter	Тур.	Max.	Тур.	Max.	Units
t _{plH}	Propagation delay time, low to high level output	11	20	17	22	ns
t _{PHL}	Propagation delay time, high to low level output	10	18	18	20	ns

Figure 4: Switching Characteristics

			Limits				
			+25°C		-55°C/+125°C		
Symbol	Parameter	Test Conditions	Min.	Max.	Min.	Max.	Units
I _{DD}	Quiescent Current	V _{IN} = 0V or V _{DD}	-	10	-	300	μА
V _{OL}	Output Voltage Low Level	I _{OL} = 9mA	-	0.4	-	0.4	V
V _{OH}	Output Voltage High Level	I _{OH} = -11mA	2.5	-	2.5	-	V
$V_{\rm IL1}$	Voltage Input Low (CMOS)	-	-	1.5	-	1.5	l v
V _{IH1}	Voltage Input High (CMOS)	-	3.5	-	3.5	-	V
V _{IL2}	Voltage Input Low (TTL)	-	-	0.8	-	0.8	V
V _{IH2}	Voltage Input High (TTL)	-	2.0	-	2.0	-	V
I _{IN}	Input Leakage Current	$V_{IN} = V_{DD}$ or V_{SS}	-	±0.5	-	±5.0	μА

Figure 5: DC Characteristics

54HSC/T125: Quadruple Bus Buffer Gates with Tri-State Outputs (Active Low Enable)

The 54HSC/T125 is a Quadruple Bus Buffer Gate. When G is low the A input is transferred to the Y output. When G is high the output is in a high impedance state.

Inp	uts	Outputs
G	A	Y
L	L	
L	н	Н
н	L	Z
Н	Н	Z

H = high level, L = low level, Z = high impedance

Figure 1: Function Table




Figure 2: Logic Diagram




Figure 3: Pin Out

			+25°C		-55°C / +125°C		
Symbol	Parameter	T	ур.	Max.	Тур.	Мах.	Units
t _{PLH}	Propagation delay A to Y		15	18	18	28	ns
t _{PHL}	Propagation delay A to Y		15	20	18	28	ns
t _{PZH}	Propagation delay G to Y	•	12	25	15	28	ns
t _{PZL}	Propagation delay G to Y		12	25	15	28	ns
t _{PHZ}	Propagation delay Y to Tri-State	1 -	12	25	15	28	ns
t _{PLZ}	Propagation delay Y to Tri-State		12	25	15	28	ns

Figure 4: Switching Characteristics

54HSC/T125 : Quadruple Bus Buffer Gates with Tri-State Outputs (Active Low Enable)

			Limits				
			+25°C		-55°C/+125°C		1
Symbol	Parameter	Test Conditions	Min.	Max.	Min.	Max.	Units
1 _{DD}	Quiescent Current	V _{IN} = 0V or V _{DD}	-	10	-	400	μА
V_{OL}	Output Voltage Low Level	I _{OL} = 9mA	-	0.4	-	0.4	l v
V _{OH}	Output Voltage High Level	I _{OH} = -11mA	2.5	-	2.5	-	V
V _{IL1}	Voltage Input Low (CMOS)	-	-	1.5	-	1.5	l v
V _{IH1}	Voltage Input High (CMOS)	-	3.5	-	3.5	-	v
V _{IL2}	Voltage Input Low (TTL)	-	-	0.8	-	0.8	v
V _{IH2}	Voltage Input High (TTL)	-	2.0	-	2.0	-	V
I _{IN}	Input Leakage Current	$V_{IN} = V_{DD}$ or V_{SS}	-	±0.5	-	±5.0	μА

Figure 5: DC Characteristics

54HSC/T126: Quadruple Bus Buffer Gates with Tri-State Outputs (Active High Enable)

The 54HSC/T126 is a Quadruple Bus Buffer Gate. When G is high the A input is transferred tp the Y output. When G is low the output is in a high impedance state.

Inp	uts	Outputs
G	Α	Υ
Н	L	L
Н	Н	Н
L	L	Z
L	н	Z

H = high level, L = low level, Z = high impedance

Figure 1: Function Table




Figure 2: Logic Diagram




Figure 3: Pin Out

		+25°C		-55°C / +125°C		
Symbol	Parameter	Тур.	Max.	Тур.	Max.	Units
t _{PLH}	Propagation delay A to Y	14	25	17	28	ns
t _{PHL}	Propagation delay A to Y	15	25	19	28	ns
t _{PZH}	Propagation delay G to Y	15	25	18	28	ns
t _{PZL}	Propagation delay G to Y	17	25	19	28	ns
t _{enz}	Propagation delay Y to Tri-State	17	25	20	28	ns
t _{PLZ}	Propagation delay Y to Tri-State	15	25	19	28	ns

Figure 4: Switching Characteristics

54HSC/T126: Quadruple Bus Buffer Gates with Tri-State Outputs (Active High Enable)

			Limits				
			+25°C		-55°C / +125°C]
Symbol	Parameter	Test Conditions	Min.	Max.	Min.	Max.	Units
I _{DD}	Quiescent Current	V _{IN} = 0V or V _{DD}		10		400	μА
V _{OL}	Output Voltage Low Level	I _{OL} = 9mA	-	0.4	-	0.4	v
V _{OH}	Output Voltage High Level	l _{OH} = -11mA	2.5	-	2.5	-	l v
V _{IL1}	Voltage Input Low (CMOS)	-	-	1.5	-	1.5	V
V _{IH1}	Voltage Input High (CMOS)	-	3.5	-	3.5	_	l v
V _{IL2}	Voltage Input Low (TTL)	-	-	0.8	-	0.8	l v
V _{IH2}	Voltage Input High (TTL)	-	2.0	-	2.0	-	l v
I _{IN}	Input Leakage Current	$V_{IN} = V_{DD}$ or V_{SS}	-	±0.5	-	±5.0	μА

Figure 5: DC Characteristics

54HSC/T74: Dual D-Type Flip-Flops with Preset and Clear

The 54HSC/T74 is a Dual D-Type Flip-Flop. The D inputs are transferred to the Q outputs on the positive going edge of the clock pulse. The clear is active low.

	Inputs					
PRESET	PRESET CLEAR CLOCK D					
L	Н	Х	Х	Н	L	
н	L	x	х	L	Н	
L	L	x	х	H*	H⁺	
н	Н	L-H	н	н	L	
н	н	L-H	L	L	Н	
н	н	L	Х	Q ₀	\overline{Q}_{0}	

H = high level, L = low level, X = irrelevant, * = unknown return state
Figure 1: Function Table




Figure 2: Logic Diagram




Figure 3: Pin Out

Symbol		+2	5°C	-55°C /	+125°C	
	Parameter	Тур.	Max.	Тур.	Max.	Units
t _{PLH}	Propagation delay. Preset to Q or Q.	15	20	18	24	ns
PHL	Propagation delay. Preset to Q or Q.	16	20	10	24	ns
PLH	Propagation delay. Clear to Q or Q.	18	20	15	24	ns
PHL	Propagation delay. Clear to Q or Q.	15	20	15	24	ns
PLH	Propagation delay. Clock to Q or Q.	17	25	15	25	ns
PHL	Propagation delay. Clock to Q or $\overline{\mathbf{Q}}$.	18	25	15	25	ns

Figure 4: Switching Characteristics

54HSC/T74: Dual D-Type Flip-Flops with Preset and Clear

				Lin	nits		
			+2!	5°C	-55°C /	+125°C	
Symbol	Parameter	Test Conditions	Min.	Max.	Min.	Max.	Units
I _{DD}	Quiescent Current	V _{IN} = 0V or V _{DD}	-	10	-	400	μА
V _{OL}	Output Voltage Low Level	I _{OL} = 9mA	-	0.4	-	0.4	v
V _{OH}	Output Voltage High Level	I _{OH} = -11mA	2.5	-	2.5		V
V _{IL1}	Voltage Input Low (CMOS)	-	-	1.5	-	1.5	٧
V _{IH1}	Voltage Input High (CMOS)	-	3.5	-	3.5	-	V
V _{IL2}	Voltage Input Low (TTL)	-	-	0.8	_	0.8	V
V _{IH2}	Voltage Input High (TTL)	-	2.0	-	2.0	-	V
I _{IN}	Input Leakage Current	V _{IN} = V _{DD} or V _{SS}	-	±0.5	-	±5.0	μΑ

Figure 5: DC Characteristics

54HSC/T109: Dual J-KB Flip-Flops with Preset and Clear

The 54HSC/T109 is a Dual Positive-Edge-Triggered J-KB Flip-Flop with preset and clear.




Figure 1: Pin Out

		Inputs			Out	put
PRESET	CLEAR	СГОСК	J	КВ	Q	ā
L	Н	×	х	x	Н	L
н	L	x	х	x	L	н
L	L	x	х	x	H*	Н*
н	Н	1	L	L	L	н
н	н	1	Н	L	Toggle	Toggle
н	н	1	L	н	Q ₀	ਕ੍ਰ
н	н	1	н	н	н	L
н	Н	L	х	x	Q _o	a₀

H = high level, L = low level, X = irrelevant, * = unknown return state

Figure 2: Function Table




Figure 3: Logic Diagram

		+25	°C	-55°C /	+125°C	
Symbol	Parameter	Тур.	Max.	Тур.	Мах.	Units
t _{PLH}	Propagation delay. Preset to Q or Q.	15	19	17	19	ns
t _{PHL}	Propagation delay. Preset to Q or Q.	16	25	19	25	ns
t _{PLH}	Propagation delay. Clear to Q or Q.	17	25	20	25	ns
t _{PHL}	Propagation delay. Clear to Q or Q.	15	25	18	25	ns
t _{PLH}	Propagation delay. Clock to Q or Q.	18	25	21	25	ns
t _{PHL}	Propagation delay. Clock to Q or Q.	15	25	18	25	ns

Figure 4: Switching Characteristics

54HSC/T109: Dual J-KB Flip-Flops with Preset and Clear

				Min. Max. Min. Max - 20 - 40 - 0.4 - 0 2.5 - 2.5 -			
			+2	5°C	-55°C / +125°C		
Symbol	Parameter	Test Conditions	Min.	Max.	Min.	Max.	Units
I _{DD}	Quiescent Current	V _{IN} = 0V or V _{DD}	-	20	-	400	μА
V _{OL}	Output Voltage Low Level	I _{OL} = 9mA	-	0.4	-	0.4	V
V _{OH}	Output Voltage High Level	I _{OH} = -11mA	2.5	-	2.5	-	V
V _{IL1}	Voltage Input Low (CMOS)	-	-	1.5	-	1.5	V
V _{IH1}	Voltage Input High (CMOS)	-	3.5	-	3.5	-	V
V _{IL2}	Voltage Input Low (TTL)	-	-	0.8	-	0.8	V
V _{IH2}	Voltage Input High (TTL)	-	2.0	-	2.0	-	V
I	Input Leakage Current	$V_{IN} = V_{DD}$ or V_{SS}	-	±0.5	-	±5.0	μΑ

Figure 5: DC Characteristics

54HSC/T273: Octal D-Type Flip-Flops

The 54HSC/T273 is an Octal D-Type Flip-Flop with a direct active low clear. The D-Inputs are transferred to the Q-Outputs on the positive going edge of the clock pulse.

	Inputs				
CLEAR	D	Q			
L	х	х	L		
н	L-H	н	н		
н	L-H	L	L		
н	L	х	a _o		

Q₀ = level of Q before inputs were established H = high level, L = low level, X = irrelevant




Figure 2: Pin Out






Figure 3: Logic Diagram

Symbol Parame		+2	5°C	-55°C /	+125°C	
	Parameter	Тур.	Max.	Тур.	Max.	Units
t _{PLH}	Propagation delay. Clear to Q or Q.	14	25	17	28	ns
t _{PHL}	Propagation delay. Clear to Q or Q.	16	25	19	28	กร
t _{PLH}	Propagation delay. Clock to Q or Q.	15	25	18	28	ns
t _{PHL}	Propagation delay. Clock to Q or $\overline{\mathbf{Q}}$.	17	25	20	28	ns

Figure 4: Switching Characteristics

54HSC/T273 : Octal D-Type Flip-Flops

			Limits +25°C -55°C / +125°C Min. Max. Min. Max. - 20 - 600 - 0.4 - 0.4 2.5 - 2.5 -				
			+25°C -55°C / +125°C		+125°C		
Symbol	Parameter	Test Conditions	Min.	Max.	Min.	Max.	Units
I _{DD}	Quiescent Current	V _{IN} = 0V or V _{DD}	-	20	-	600	μА
V_{QL}	Output Voltage Low Level	I _{OL} = 9mA	-	0.4	-	0.4	V
V _{OH}	Output Voltage High Level	I _{OH} = -11mA	2.5	-	2.5	-	l v
V_{iL1}	Voltage Input Low (CMOS)	-	-	1.5	-	1.5	l v
V _{IH1}	Voltage Input High (CMOS)	-	3.5	-	3.5	-	V
V _{IL2}	Voltage Input Low (TTL)	-	-	0.8	-	0.8	V
V _{IH2}	Voltage Input High (TTL)	-	2.0	-	2.0	-	V
i _{IN}	Input Leakage Current	V _{IN} = V _{DD} or V _{SS}	-	±0.5	-	±5.0	μА

Figure 5: DC Characteristics

54HSC/T374: Octal D-Type Edge-Triggered Flip-Flops

The 54HSC/T374 consists of 8 Positive-Edge Triggered D-Type Flip-Flops with tri-state output.

	Inputs				
<u>oc</u>	CLOCK	D	Q		
L	1	Н	н		
L	1	L	Ł		
L	L	×	Q _o		
Н	х	×	z		

H = high level, L = low level, X = irrelevant, Z = high impedance

Figure 1: Function Table




Figure 2: Pin Out

Symbol			+25°C		-5:	5°C / +125	°C	
	Parameter	Min.	Тур.	Max.	Min.	Тур.	Max.	Units
t _{PLH}	Propagation delay. Low to high output.	-	14	22	-	17	25	ns
t _{PHL}	Propagation delay. High to low output.	-	15	22	-	16	25	ns
t _{PZL}	Propagation delay. Enable to low.	-	13	20	-	16	25	ns
t _{PZH}	Propagation delay. Enable to high.	-	16	20	-	18	23	ns
t _{PLZ}	Propagation delay. Disable from low.	-	14	20	-	16	22	ns
t _{PHZ}	Propagation delay. Disable from high.	-	13	18	-	15	20	ns

Figure 3: Switching Characteristics

				Lin	nits		
			+2!	5°C	-55°C /	+125°C	
Symbol	Parameter	Test Conditions	Min.	Max.	Min.	Max.	Units
I _{DD}	Quiescent Current	V _{IN} = 0V or V _{DD}	-	20	-	600	μА
V _{OL}	Output Voltage Low Level	I _{OL} = 9mA	-	0.4	-	0.4	V
V _{OH}	Output Voltage High Level	I _{OH} = -11mA	2.5	-	2.5	-	V
V _{IL1}	Voltage Input Low (CMOS)	-	-	1.5	-	1.5	V
V _{IH1}	Voltage Input High (CMOS)	-	3.5	-	3.5	-	V
V _{IL2}	Voltage Input Low (TTL)	-	-	0.8	-	0.8	V
V _{IH2}	Voltage Input High (TTL)		2.0		2.0	-	V
loz	Tri-State Leakage	$V_0 = 0V \text{ or } V_{DD}$	-	±1	-	±50	μА
I	Input Leakage Current	$V_{IN} = V_{DD}$ or V_{SS}	-	±0.5	-	±5.0	μΑ

Figure 4: DC Characteristics

54HSC/T374: Octal D-Type Edge-Triggered Flip-Flops




Figure 5: Logic Diagram

54HSC/T574 : Octal D-Type Edge-Triggered Flip-Flops

The 54HSC/T574 consists of 8 Positive-Edge Triggered D-Type Flip-Flops with tri-state output.

Inputs		Outputs
CLOCK	D	Q
1	Н	н
1	L	L
L.	х	Q₀
x	х	z
	CLOCK ↑ ↑ L	CLOCK D

H = high level, L = low level, X = irrelevant, Z = high impedance

Figure 1: Function Table




Figure 2: Pin Out

		+25°C			-55°C / +125°C			
Symbol	Parameter	Min.	Тур.	Max.	Min.	Тур.	Max.	Units
t _{PLH}	Propagation delay. Low to high output.	-	16	25	-	19	28	ns
t _{PHL}	Propagation delay. High to low output.	-	19	27	-	22	30	ns
t _{PZL}	Propagation delay. Enable to low.	-	13	21	-	16	24	ns
t _{PZH}	Propagation delay. Enable to high.	-	16	24	-	19	27	ns
t _{PLZ}	Propagation delay. Disable from low.	-	14	22	-	17	25	ns
t _{PHZ}	Propagation delay. Disable from high.	-	13	21	-	16	24	ns

Figure 3: Switching Characteristics

				Limits				
			+25°C		-55°C / +125°C		1	
Symbol	Parameter	Test Conditions	Min.	Max.	Min.	Max.	Units	
I _{DD}	Quiescent Current	V _{IN} = 0V or V _{DD}	-	20	-	600	μА	
V _{OL}	Output Voltage Low Level	I _{OL} = 9mA	-	0.4	-	0.4	V	
V _{OH}	Output Voltage High Level	I _{OH} = -11mA	2.5	-	2.5	-	V	
V _{IL1}	Voltage Input Low (CMOS)	-	-	1.5	-	1.5	V	
V _{IH1}	Voltage Input High (CMOS)	-	3.5	-	3.5	-	V	
V _{IL2}	Voltage Input Low (TTL)	-	-	0.8	-	0.8	v	
V _{IH2}	Voltage Input High (TTL)	-	2.0	-	2.0	-	V	
l _{oz}	Tri-State Leakage	V _O = 0V or V _{DD}	-	±1	-	±50	μΑ	
I _{IN}	Input Leakage Current	$V_{IN} = V_{DD}$ or V_{SS}	-	±0.5	-	±5.0	μΑ	

Figure 4: DC Characteristics

54HSC/T574: Octal D-Type Edge-Triggered Flip-Flops




Figure 5: Logic Diagram

54HSC/T Series

54HSC/T283: 4-Bit Binary Full Adders with Fast Carry

The 54HSC/T283 are 4-Bit Binary Full Adders with fast carry.

	Inp	out				Ou	tput		
				When C	O=L / Whe	n C2=L	When C	O≖H / Whe	n C2=H
A1/A3	B1/B3	A2/A4	B2/B4	Σ1/Σ3	Σ2/Σ4	C2/C4	Σ1/Σ3	Σ2/Σ4	C2/C4
L	L	L	L	L	L	L	Н	L,	L
н	L	L	L	н	L	L	L	н	L
L	н	L	L	н	L	L	L	н	L
н	Н	L	L	L	н	L	Н	н	L
L	L	н	L	L	н	L	н	н	L
н	L	н	L	н	н	L	L	L	Н
L	Н	н	L	н	н	L	L	L	н
н	Н	н	L	L	L	н	Н	L	н
L	L	L	н	L	н	L	Н	н	L
н	L	L	н	н	н	L	L	L	н
L	н	L	н	н	н	L	L	L	н
н	н	L	н	L	L	н	н	L	н
L	L	н	н	L	L	н	Н	L	н
н	L	н	н	н	L	н	L	н	н
L	н	н	н	н	L	н	L	н	н
н	Н	Н	н	L	н	н	н	н	н




Figure 2: Pin Out

H = high level, L = low level

Figure 1: Function Table

		+2	5°C	-55°C / +125°C		
Symbol	Parameter	Тур.	Max.	Тур.	Max.	Units
t _{PLH}	Propagation delay. C0 to any ∑.	13	25	16	28	ns
t _{PHL}	Propagation delay. C0 to any Σ.	12	25	15	28	ns
t _{PLH}	Propagation delay. Ai or Bi to ∑i.	14	25	17	28	ns
t _{PHL}	Propagation delay. Ai or Bi to ∑i.	12	25	15	28	ns
t _{PLH}	Propagation delay. C0 to C4.	11	25	14	28	ns
PHL	Propagation delay. C0 to C4.	16	25	19	28	ns
PLH	Propagation delay. Ai or Bi to C4.	15	25	19	28	ns
t _{PHL}	Propagation delay. Ai or Bi to C4.	14	25	17	28	ns

Figure 3: Switching Characteristics

54HSC/T283: 4-Bit Binary Full Adders with Fast Carry

				Lin			
			+25°C			-55°C / +125°C	
Symbol	Parameter	Test Conditions	Min.	Max.	Min.	Max.	Units
I _{DD}	Quiescent Current	V _{IN} = 0V or V _{DD}	-	20	-	600	μА
V _{OL}	Output Voltage Low Level	I _{OL} = 9mA	-	0.4	-	0.4	V
V _{OH}	Output Voltage High Level	I _{OH} = -11mA	2.5	-	2.5	-	V
V_{IL1}	Voltage Input Low (CMOS)	-	-	1.5	-	1.5	V
V _{IH1}	Voltage Input High (CMOS)	-	3.5	-	3.5	-	V
V _{IL2}	Voltage Input Low (TTL)		-	0.8	-	0.8	V
V _{IH2}	Voltage Input High (TTL)	-	2.0	-	2.0	-	v
I	Input Leakage Current	$V_{IN} = V_{DD}$ or V_{SS}	-	±0.5	-	±5.0	μА

Figure 4: DC Characteristics

54HSC/T283: 4-Bit Binary Full Adders with Fast Carry




Figure 5: Logic Diagram

828

54HSC/T161: 4-Bit Synchronous Binary Counter

The 54HSC/T161 is a Synchronous 4-Bit Binary Counter which features direct clear and an internal carry look-ahead.

		Inp	uts			Output
Clear	Enable P	Enable T	A→D	Load	Clock	$Q_A \rightarrow Q_D$
L	х	х	х	х	х	0
н	L	х	х	н	х	Inhibit
н	x	L	х	н	x	Inhibit
н	×	x	Qn	L	1	Q _n
Н	х	x	Х	x	L	Q _o
н	х	x	X	×	н	Q_0
н	н	н	х	н	1	Count

CARRY = H when $Q_A \rightarrow Q_D$ = H, Q_0 = previous level of Q H = high level, L = low level, X = irrelevant

Figure 1: Function Table




Figure 2: Pin Out

			+2	5°C	-55°C / +125°C		
Symbol	From (Input)	To (Output)	Тур.	Max.	Тур.	Max.	Units
t _{PLH}	CLOCK	RIPPLE CARRY	20	25	23	28	ns
t _{PHL}	CLOCK	RIPPLE CARRY	19	25	22	28	лѕ
t _{PLH}	CLOCK (Load Input HIGH)	Any Q Output	16	25	19	28	ns
t _{PHL}	CLOCK (Load Input HIGH)	Any Q Output	15	25	18	28	ns
t _{PLH}	CLOCK (Load Input LOW)	Any Q Output	15	25	18	28	ns
t _{PHL}	CLOCK (Load Input LOW)	Any Q Output	15	25	18	28	ns
t _{PLH}	ENABLE	RIPPLE CARRY	14	25	17	28	ns
t _{PHL}	ENABLE	RIPPLE CARRY	14	25	17	28	ns
t _{PHL}	CLEAR	Any Q Output	18	25	21	28	ns

Figure 3: Switching Characteristics

54HSC/T Series

54HSC/T161: 4-Bit Synchronous Binary Counter

				Lin	Limits		
			+25°C		-55°C / +125°C		
Symbol	Parameter	Test Conditions	Min.	Max.	Min.	Max.	Units
I _{DD}	Quiescent Current	V _{IN} = 0V or V _{DD}	-	20	-	400	μА
V _{OL}	Output Voltage Low Level	I _{OL} = 9mA	-	0.4	-	0.4	V
V _{OH}	Output Voltage High Level	I _{OH} = -11mA	2.5	-	2.5	-	V
V _{IL1}	Voltage Input Low (CMOS)	-	-	1.5	-	1.5	V
V _{IH1}	Voltage Input High (CMOS)	-	3.5	-	3.5	-	V
V _{IL2}	Voltage Input Low (TTL)	-	-	0.8	-	0.8	V
V _{IH2}	Voltage Input High (TTL)	-	2.0	-	2.0	-	v
I	Input Leakage Current	$V_{IN} = V_{DD}$ or V_{SS}	-	±0.5	-	±5.0	μА

Figure 4: DC Characteristics

54HSC/T161: 4-Bit Synchronous Binary Counter




Figure 5: Logic Diagram

54HSC/T Series

54HSC/T163: Synchronous 4-Bit Counter

The 54HSC/T163 is a 4-Bit Counter with synchronous clear.

		Inp	uts			Output
Clear	Enable P	Enable T	A→D	Load	Clock	$Q_A \rightarrow Q_D$
L	х	х	Х	х	x	0
Н	L	х	х	н	x	Inhibit
н	x	L	х	Н	×	Inhibit
Н	x	х	Q _n	L	1	Q _n
Н	х	х	х	х	L	Q ₀
н	х	х	x	х	н	Q _o
н	н	н	×	н	1	Count

CARRY = H when $Q_A \rightarrow Q_D = H$, $Q_0 =$ previous level of Q H = high level, L = low level, X = irrelevant

Figure 1: Function Table




Figure 2: Pin Out

Symbol		+2	+25°C		-55°C/+125°C	
	Parameter	Тур.	Max.	Тур.	Max.	Units
t _{PLH}	Propagation delay Clock to RCO	12	20	15	22	ns
PHL	Propagation delay Clock to RCO	14	20	17	22	ns
PLH	Propagation delay Clock to any Q	15	20	18	22	ns
t _{PHL}	Propagation delay Clock to any Q	13	20	16	22	ns
t _{PLH}	Propagation delay ENT to RCO	9	15	12	17	ns
t _{PHL}	Propagation delay ENT to RCO	10	15	13	17	ns

Figure 3: Switching Characteristics

54HSC/T163: Synchronous 4-Bit Counter

			+25°C		-55°C / +125°C		1
Symbol	Parameter	Test Conditions	Min.	Max.	Min.	Max.	Units
1 _{DD}	Quiescent Current	V _{IN} = 0V or V _{DD}	-	20		400	μА
VoL	Output Voltage Low Level	I _{OL} = 9mA	-	0.4		0.4	v
V _{OH}	Output Voltage High Level	I _{OH} = -11mA	2.5	-	2.5	-	V
V _{IL1}	Voltage Input Low (CMOS)	-	-	1.5	-	1.5	V
V _{IH1}	Voltage Input High (CMOS)	-	3.5	-	3.5	-	V
V _{IL2}	Voltage Input Low (TTL)	-	-	0.8	-	0.8	V
V _{IH2}	Voltage Input High (TTL)	-	2.0	-	2.0	-	v
I _{IN}	Input Leakage Current	$V_{IN} = V_{DD}$ or V_{SS}	-	±0.5	-	±5.0	μΑ

Figure 4: DC Characteristics

54HSC/T163: Synchronous 4-Bit Counter




Figure 5: Logic Diagram

54HSC/T191: Synchronous 4-Bit Counter

The 54HSC/T191 is a 4-Bit Synchronous Counter with presettable up/down and asynchronous reset.

	Inp	uts		
PL	CE	Ū/D	СР	Function
Н	L	L	1	Count Up
н	L	н	1	Count Down
L	x	x	X	Asyn. Preset
н	н	x	х	No Change

 $H=\text{high level}, L=\text{low level}, X=\text{irrelevant}, \uparrow=\text{low-to-high clock (CP) transition}.$ Note: $\overline{U/D}$ or \overline{CE} should be changed only when clock (CP) is high.

Figure 1: Function Table




Figure 2: Pin Out

		+25	5°C	-55°C /	+125°C	
Symbol	Parameter	Тур.	Max.	Тур.	Max.	Units
t _{PLH}	Propagation delay PL to Qn	-	29	-	33	ns
t _{PHL}	Propagation delay PL to Qn	-	32	-	36	ns
PLH	Propagation delay Pn to Qn	-	27	-	31	ns
t _{PHL}	Propagation delay Pn to Qn	-	30	-	34	กร
t _{PLH}	Propagation delay CP to Qn	-	26	-	30	ns
t _{PHL}	Propagation delay CP to Qn	-	29	-	33	ns
t _{PLH}	Propagation delay CP to RC	-	20	-	23	ns
t _{PHL}	Propagation delay CP to RC	.	32	-	34	ns
t _{PLH}	Propagation delay CP to TC	-	29	-	33	ns
t _{PHL}	Propagation delay CP to TC	-	32	-	36	ns
t _{PLH}	Propagation delay U/D to RC	-	27		31	ns
t _{PHL}	Propagation delay U/D to RC	-	30	-	34	ns
t _{PLH}	Propagation delay U/D to TC	-	26	-	30	ns
t _{PHL}	Propagation delay U/D to TC	-	29	-	33	ns
t _{PLH}	Propagation delay CE to RC	-	22	-	25	ns
t _{PHL}	Propagation delay CE to RC	-	35	-	38	ns

Figure 3: Switching Characteristics

54HSC/T191: Synchronous 4-Bit Counter

			+2	5°C	-55°C / +125°C		
Symbol	Parameter	Test Conditions	Min.	Max.	Min.	Max.	Units
i _{DD}	Quiescent Current	V _{IN} = 0V or V _{DD}	-	20	-	600	μА
V _{OL}	Output Voltage Low Level	I _{OL} = 9mA	-	0.4	-	0.4	v
V _{OH}	Output Voltage High Level	I _{OH} = -11mA	2.5	-	2.5	-	v
V _{IL1}	Voltage Input Low (CMOS)	-	-	1.5	-	1.5	v
V _{8H1}	Voltage Input High (CMOS)	-	3.5	-	3.5	-	v
V _{IL2}	Voltage Input Low (TTL)	-	-	0.8	-	0.8	v
V _{IH2}	Voltage Input High (TTL)	-	2.0	-	2.0	-	v
I _{IN}	Input Leakage Current	$V_{IN} = V_{DD}$ or V_{SS}	-	±0.5	-	±5.0	μА

Figure 4: DC Characteristics




Figure 5: Logic Diagram

54HSC/T138: 3-Line to 8-Line Decoder/Multiplexer

The 54HSC/T138 is a 3-Line to 8-Line Decoder/Multiplexer, with inverted outputs.

En	able Inp	uts	Se	lect Inpu	ıts				Out	outs			
G1	G2A	G2B	С	В	A	YO	Y1	Y2	Y3	Y4	Y5	Y 6	Y7
×	Н	х	Х	Х	Х	Н	н	Н	Н	Н	Н	Н	н
х	x	н	х	х	×	н	н	H	н	н	Н	н	н
L	х	x	х	×	×	н	н	Н	н	н	Н	н	н
н	L	L	L	L	L	L	н	н	н	н	н	Н	н
н	L	L	L	L	н	н	L	н	н	н	Н	н	н
н	L	L	L	н	L	н	н	L	н	н	Н	Н	Н
н	L	L	L	н	н	н	н	H	L	Н	н	н	н
н	L	L	н	L	L	н	н	н	н	L	Н	н	н
н	L	L	н	L	н	н	н	H	н	н	L	н	н
н	l L	L	н	н	L	н	н	Н	н	н	н	L	н
н	L	L	н	н	н	н	н	н	н	н	н	Н	L

H = high level, L = low level, X = irrelevant

Figure 1: Function Table




Figure 2: Pin Out

			+25°C	-55°C /	+125°C	
Symbol	Parameter	Тур	Max.	Тур.	Мах.	Units
t _{PLH}	Propagation delay. Address to Output.	17	25	20	28	ns
t _{PHL}	Propagation delay. Address to Output.	19	25	22	28	ns
t _{PLH}	Propagation delay. G to Output.	21	25	24	28	ns
t _{PHL}	Propagation delay. G to Output.	21	25	24	28	ns

Figure 3: Switching Characteristics

54HSC/T138 : 3-Line to 8-Line Decoder/Multiplexer

				Lin			
			+2	5°C	-55°C / +125°C		
Symbol	Parameter	Test Conditions	Min.	Max.	Min.	Max.	Units
I _{DD}	Quiescent Current	V _{IN} = 0V or V _{DD}	-	10	-	400	μΑ
V _{OL}	Output Voltage Low Level	I _{OL} = 9mA	-	0.4	-	0.4	V
V _{OH}	Output Voltage High Level	l _{OH} = -11mA	2.5	-	2.5	-	V
V _{IL1}	Voltage Input Low (CMOS)	-	-	1.5	-	1.5	V
V _{1H1}	Voltage Input High (CMOS)	-	3.5		3.5	-	V
V _{IL2}	Voltage Input Low (TTL)	-	-	0.8	-	0.8	V
V _{iH2}	Voltage Input High (TTL)	-	2.0	-	2.0	-	V
I _{IN}	Input Leakage Current	V _{IN} = V _{DD} or V _{SS}	-	±0.5	-	±5.0	μΑ

Figure 4: DC Characteristics




Figure 5: Logic Diagram

54HSC/T139: Dual 2 to 4 Decoders/Multiplexers

The 54HSC/T139 consists of Two Independent 2 to 4 Line Decoder/Multiplexers.

	Inputs			Out	put	·
Enable	Sel	lect				
G	В	Α	Yo	Y1	Y2	Y3
Н	х	х	Н	н	Н	Н
L	L	L	L	н	н	Н
L	L	н	н	L	н	Н
L	н	L	н	н	L	н
L	н	Н	н	н	н	L

H = high level, L = low level, X = irrelevant

Figure 1: Function Table




Figure 2: Pin Out

			-55°C / ⋅				
Symbol	Parameter	Т	Гур.	Max.	Тур.	Max.	Units
t _{PLH}	Propagation delay. Address to Output.		16	28	22	34	ns
t _{PHL}	Propagation delay. Address to Output.	1	17	28	20	34	ns
t _{PLH}	Propagation delay. G to Output.	İ	16	22	19	25	ns
t _{PHL}	Propagation delay. G to Output.		17	22	20	25	ns

Figure 3: Switching Characteristics

54HSC/T139: Dual 2 to 4 Decoders/Multiplexers

				Limits					
			+2	5°C	-55°C / +125°C				
Symbol	Parameter	Test Conditions	Min.	Max.	Min.	Max.	Units		
I _{DD}	Quiescent Current	V _{IN} = 0V or V _{DD}	-	10	-	400	μА		
V _{OL}	Output Voltage Low Level	I _{OL} = 9mA	-	0.4	-	0.4	V		
V _{OH}	Output Voltage High Level	I _{OH} = -11mA	2.5	-	2.5	-	V		
V _{IL1}	Voltage Input Low (CMOS)	-	-	1.5	-	1.5	l v		
V _{IH1}	Voltage Input High (CMOS)	-	3.5	-	3.5	-	V		
V _{IL2}	Voltage Input Low (TTL)	-	-	0.8	-	0.8	V		
V _{IH2}	Voltage Input High (TTL)	-	2.0	-	2.0	-	V		
1 _{IN}	Input Leakage Current	$V_{IN} = V_{DD}$ or V_{SS}	-	±0.5	-	±5.0	μА		

Figure 4: DC Characteristics




Figure 5: Logic Diagram

54HSC/T148: 8-Line to 3-Line Octal Priority Encoders

The 54HSC/T148 is an 8 to 3 Line Priority Encoder. Data inputs and outputs are active at the low logic level. Data is accepted on the eight priority inputs (10-17). The binary code, corresponding to the highest priority input which is low, is generated on the address outputs (A0-A2) if the enable input is high. The group select (GS) is low when one or more priority inputs and the enable input (EI) are low. The enable output (EO) is low when all priority inputs are high and the enable is low. When the enable input is high all outputs are high.




Figure 1: Pin Out

				Inputs							Outputs		
El	10	l1	12	13	14	I 5	16	17	A2	A 1	ΑO	GS	EO
Н	Х	Х	Χ	Х	Х	Х	х	Х	Ξ	H	H	Н	Н
L	н	н	Н	н	н	н	Н	Н	н	н	н	Н	L
L	х	х	х	Х	х	×	х	L	L	L	L '	L	н
L	х	x	x	x	х	×	L	н	L	L	Н	l L	н
L	х	х	х	х	х	L	Н	н	L	н	L	L	н
L	х	x	х	х	L	н	Н	Н	L	н	н	L	н
L	x	х	х	L	Н	Н	н	н	н	L	L	L	н
L	х	x	L	н	н	н	н	н	н	L	Н	L	Н
L	x	L	Н	Н	н	н	н	н	н	н	L	L	н
L	L	н	н	Н	н	н	Н	Н	Н	Н	Н	L	Н

H = high level, L = low level, X = irrelevant

Figure 2: Function Table

			+25	i°C	-55°C / -	+125°C	
Symbol	Parameter	T	yp.	Max.	Тур.	Max.	Units
t _{PLH}	Propagation delay El to A	1	14	22	17	28	ns
t _{PHL}	Propagation delay El to A	1	15	22	18	28	ns
t _{PLH}	Propagation delay El to GS	1	15	22	18	28	ns
t _{PHL}	Propagation delay El to GS	1	15	22	18	28	ns
t _{PLH}	Propagation delay El to EO	1	14	22	17	28	ns
t _{PHL}	Propagation delay El to EO	-	15	22	18	28	ns
t _{PLH}	Propagation delay I to A	-	12	22	15	28	ns
t _{PHL}	Propagation delay I to A	1	14	22	17	28	ns

Figure 3: Switching Characteristics

54HSC/T148: 8-Line to 3-Line Octal Priority Encoders

				Lin	nits		
			+2	5°C	-55°C /	+125°C	
Symbol	Parameter	Test Conditions	Min.	Max.	Min.	Max.	Units
I _{DD}	Quiescent Current	V _{IN} = 0V or V _{DD}	-	20	-	400	μА
V_{OL}	Output Voltage Low Level	I _{OL} = 9mA	-	0.4	-	0.4	V
V _{OH}	Output Voltage High Level	I _{OH} = -11mA	2.5	-	2.5	-	V
V _{IL1}	Voltage Input Low (CMOS)	-	-	1.5	-	1.5	V
V _{IH1}	Voltage Input High (CMOS)	-	3.5	-	3.5	-	l v
V _{IL2}	Voltage Input Low (TTL)	-		0.8	-	0.8	l v
V _{IH2}	Voltage Input High (TTL)	-	2.0	-	2.0		l v
I _{IN}	Input Leakage Current	$V_{IN} = V_{DD}$ or V_{SS}	-	±0.5	-	±5.0	μА

Figure 4: DC Characteristics

54HSC/T148: 8-Line to 3-Line Octal Priority Encoders




Figure 5: Logic Diagram

54HSC/T151: 1 of 8 Data Selectors/Multiplexers

The 54HSC/T151 is a 1 of 8 Data Selector. When the strobe input is low the device is enabled. When high this forces the W-output high and the Y-output low.

	Inp	uts		Out	put
	Select		Strobe		
С	В	Α	STR	Y	w
х	х	х	Н	L	н
L	L	L	L	D _o	\overline{D}_{o}
L	L	н	L	D ₁	D,
l L	н	L	L	D ₂	$\overline{D}_{\!\scriptscriptstyle 2}$
L	н	н	L	D ₃	\overline{D}_2 \overline{D}_3
н	L	L	L	D ₄	$\overline{D}_{\mathtt{4}}$
н	L	н	L	D ₅	\overline{D}_{5}
н	н	L	L	D ₆	Ō₅ Ō ₆
Н	Н	Н	L	D ₇	\overline{D}_{7}




Figure 2: Pin Out

Figure 1: Function Table

		+	25°C	-55°C /		
Symbol	Parameter	Тур.	Max.	Тур.	Max.	Units
t _{PLH}	Propagation delay A B or C to Y	15	22	18	25	ns
t _{PHL}	Propagation delay A B or C to Y	16	22	19	25	ns
PLH	Propagation delay A B or C to W	14	22	17	25	ns
PHL	Propagation delay A B or C to W	15	22	18	25	ns
PUH	Propagation delay Strobe to Y	14	22	17	25	ns
PHL	Propagation delay Strobe to Y	16	22	19	25	ns
PLH	Propagation delay Strobe to W	14	22	17	25	ns
PHL	Propagation delay Strobe to W	15	22	18	25	ns
PLH	Propagation delay D _o -D ₇ to Y	12	22	15	25	ns
PHL	Propagation delay D ₀ -D ₇ to Y	14	22	17	25	ns
PLH	Propagation delay D _o -D ₇ to W	12	22	15	25	ns
PHL	Propagation delay D ₀ -D ₇ to W	14	22	17	25	ns

Figure 3: Switching Characteristics

H = high level, L = low level, X = irrelevant

54HSC/T151: 1 of 8 Data Selectors/Multiplexers

			+25	5°C	-55°C / +125°C		
Symbol	Parameter	Test Conditions	Min.	Max.	Min.	Max.	Units
I _{DD}	Quiescent Current	V _{IN} = 0V or V _{DD}	-	20	-	400	μА
V _{OL}	Output Voltage Low Level	I _{OL} = 9mA	-	0.4	-	0.4	V
V _{OH}	Output Voltage High Level	I _{OH} = -11mA	2.5	-	2.5	-	V
V _{IL1}	Voltage Input Low (CMOS)	-	-	1.5	-	1.5	l v
V _{IH1}	Voltage Input High (CMOS)	-	3.5	-	3.5	-	v
V _{IL2}	Voltage Input Low (TTL)	-	-	0.8	-	0.8	l v
V _{IH2}	Voltage Input High (TTL)	-	2.0	-	2.0	-	ľv
I _{IN}	Input Leakage Current	$V_{IN} = V_{DD}$ or V_{SS}	-	±0.5	-	±5.0	μА

Figure 4: DC Characteristics

54HSC/T151: 1 of 8 Data Selectors/Multiplexers




Figure 5: Logic Diagram

54HSC/T154: 4 to 16 Line Decoders/Demultiplexers

The 54HSC/T154 consists of a 4 to 16 Line Decoder/Demultiplexer.

		Inp	uts										Out	puts							
G1	G2	D	С	В	A	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
L	L	L	L	L	٦	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	н	Н	Н	Н	H.
L	L	L	L	L	Н	Н	L	Н	Н	н	Н	н	н	н	н	н	н	н	Н	н	н
L	L	L	L	Н	L	Н	н	L	Н	н	Н	Н	н	н	н	н	н	н	н	н	н
L	L	L,	L	Н	Н	Н	Н	Н	L	Н	Н	Н	н	н	H	Н	н	н	н	н	н
L	L	L	н	L	L	Н	Н	Н	Н	L	Н	Н	н	н	Н	н	Н	н	н	н	н
L	L	L	Н	L	н	Н	Н	Н	Н	Н	L	Н	н	н	н	Н	Н	Н	н	н	н
L	L	L	Н	Н	L	Н	Н	Н	Н	Н	Н	L	н	н	Н	Н	н	Н	н	н	н
L	L	L	Н	н	Н	Н	н	Н	Н	Н	Н	н	L	Н	Н	Н	н	н	н	н	н
L	L	н	L	L	L	Н	н	Н	Н	Н	Н	н	н	L	Н	н	Н	Н	Н	Н	Н
L	L	H	L	L	Н	Н	Н	Н	Н	Н	Н	н	н	н	L	н	Н	н	н	Н	Н
L	L	Н	L	Н	L	Н	Н	Н	Н	Н	Н	н	н	н	Н	L	Н	Н	Н	Н	Н
L	L	н	L	H	н	Н	Н	Н	Н	Н	Н	н	н	Н	Н	н	L	Н	Н	Н	н
L	L	н	н	L	L	Н	Н	Н	Н	Н	Н	н	н	Н	Н	н	н	L	н	Н	н
L	L	н	н	L	н	Н	Н	Н	Н	н	Н	н	н	н	Н	н	Н	Н	L	н	н
L	L	н	н	Н	L	н	Н	Н	Н	н	Н	Н	н	Н	Н	Н	Н	Н	Н	L	н
L	L	н	н	Н	Н	н	Н	Н	Н	Н	Н	н	Н	Н	Н	н	Н	н	н	Н	L
L	н	Х	Х	Х	Х	Н	Н	Н	Н	Н	Н	Н	Н	Н	н	н	н	н	н	Н	н
н	L	Х	Х	Х	Х	Н	H	Н	Н	Н	Н	Н	Н	Н	Н	Н	н	Н	Н	Н	H
Н	H	Х	X	Х	X	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	H

H = high level, L = low level, X = irrelevant

Figure 1: Function Table




Figure 2: Pin Out

54HSC/T154: 4 to 16 Line Decoders/Demultiplexers

		+2	5°C	-55°C /	+125°C	
Sym	Parameter	Тур.	Max.	Тур.	Max.	Units
t _{PLH}	Propagation delay low to high level output for change in A B C or D input	18	30	21	33	ns
t _{PHL}	Propagation delay high to low level output for change in A B C or D input	21	30	24	33	ns
t _{PLH}	Propagation delay low to high level output for change in G1 or G2	21	30	24	33	ns
t _{PHL}	Propagation delay high to low level output for change in G1 or G2	18	30	21	33	ns

Figure 3: Switching Characteristics

			+2	5°C	-55°C / +125°C		
Symbol	Parameter	Test Conditions	Min.	Max.	Min.	Max.	Units
I _{DD}	Quiescent Current	V _{IN} = 0V or V _{DD}	-	100	-	600	μΑ
V _{OL}	Output Voltage Low Level	I _{OL} = 9mA	-	0.4	-	0.4	V
V _{OH}	Output Voltage High Level	I _{OH} = -11mA	2.5	-	2.5	-	V
V _{IL1}	Voltage Input Low (CMOS)		-	1.5	-	1.5	V
V _{IH1}	Voltage Input High (CMOS)	-	3.5	-	3.5	-	V
V _{IL2}	Voltage Input Low (TTL)	•	-	0.8	-	0.8	V
V _{IH2}	Voltage Input High (TTL)	-	2.0	-	2.0	-	V
I _{IN}	Input Leakage Current	V _{IN} = V _{DD} or V _{SS}	-	±0.5	-	±5.0	μА

Figure 4: DC Characteristics

848

54HSC/T154: 4 to 16 Line Decoders/Demultiplexers




Figure 5: Logic Diagram

54HSC/T157: Quad 2-Line to 1-Line Data Selectors/Multiplexers

The 54HSC/T157 is a Quadruple 2-Line to 1-Line Data Selector with non-inverted output. The strobe must be low to enable the device. When select is low, A is selected. When select is high, B is selected.

	Inputs			Outputs
STR	Select	A	В	Y
н	х	х	×	L
Ĺ	L	L	x	L
L	L	н	х	н
L	Н	х	L	Ł
L	н	х	н	н



H = high level, L = low level, X = irrelevant Figure 1: Function Table




Figure 2: Pin Out

		+2	5°C	-55°C /		
Symbol	Parameter	Тур.	Max.	Тур.	Max.	Units
t _{PLH}	Propagation delay A or B to Y	14	25	17	25	ns
t _{PHL}	Propagation delay A or B to Y	15	20	18	22	ns
t _{PZH}	Propagation delay Strobe to Y	14	22	17	24	ns
t _{PZL}	Propagation delay Strobe to Y	15	22	18	24	ns
t _{PHZ}	Propagation delay Select to Y	14	25	17	25	ns
t _{PLZ}	Propagation delay Select to Y	15	25	18	25	ns

Figure 3: Switching Characteristics

			+2		-55°C / +125°C		
Symbol	Parameter	Test Conditions	Min.	Max.	Min.	Max.	Units
I _{DD}	Quiescent Current	V _{IN} = 0V or V _{DD}	-	20	-	600	μА
V _{OL}	Output Voltage Low Level	I _{OL} = 9mA	-	0.4	-	0.4	V
V _{OH}	Output Voltage High Level	I _{OH} = -11mA	2.5	-	2.5	-	V
V _{IL1}	Voltage Input Low (CMOS)	-	-	1.5	-	1.5	V
V _{iH1}	Voltage Input High (CMOS)		3.5	-	3.5	-	V
٧, ١	Voltage Input Low (TTL)		-	0.8	-	0.8	V
V _{IH2}	Voltage Input High (TTL)	-	2.0	-	2.0	-	V
I _{IN}	Input Leakage Current	$V_{IN} = V_{DD}$ or V_{SS}	-	±0.5	-	±5.0	μА

Figure 4: DC Characteristics

54HSC/T157: Quad 2-Line to 1-Line Data Selectors/Multiplexers




Figure 5: Logic Diagram

54HSC/T238: 3-Line to 8-Line Decoder/Demultiplexer

The 54HSC/T238 is a 3-Line to 8-Line Decoder/Demultiplexer, with unlatched inputs and non-inverted outputs.

Enable	Inputs	Se	lect Inpu	its				Outp	outs			
E ₃	Ē ₂ /Ē ₁	A ₂	A,	Ao	O ₀	0,	02	O ₃	04	05	O ₆	0,
x	Н	Х	Х	Х	L	L	L	L	L	L	L	L
L	x	×	х	х	L	L	L	L	L	L	L	L
н	L	L	L	L	н	L	L	L	L	L	L	L
Н	L	L	L	н	L	н	L	L	L	L	L	Ł
н	L	L	н	L	L	Ł	Н	L	L	L	L	L
н	L	L	н	н	L	L	L	н	L	L	L	L
Н	L L	н	L	L	L	L	L	L	н	L	L	L
н	L	Н	L	н	L	L	L	L	L	н	L	L
H	L	Н	н	L	L	L	L	L	L	L	н	L
Н	L	н	н	н	L	L	L	L	L	L	Ł	н

H = high level, L = low level, X = irrelevant

Figure 1: Function Table




Figure 2: Pin Out

		+2	5°C	-55°C /		
Symbol	Parameter	Тур.	Max.	Тур.	Max.	Units
t _{PLH}	Propagation delay, address to output, low to high level output	16	24	19	27	ns
t _{PHL}	Propagation delay, address to output, high to low level output	17	25	20	28	ns
t _{PLH}	Propagation delay, enable to output, low to high level output	19	27	22	30	ns
t _{PHL}	Propagation delay, enable to output, high to low level output	19	27	22	30	ns

Figure 3: Switching Characteristics

54HSC/T238: 3-Line to 8-Line Decoder/Demultiplexer

			+2	5°C	-55°C / +125°C		
Symbol	Parameter	Test Conditions	Min.	Max.	Min.	Max.	Units
I _{DO}	Quiescent Current	V _{IN} = 0V or V _{DD}	-	20	-	600	μΑ
V _{OL}	Output Voltage Low Level	I _{OL} = 9mA	-	0.4	-	0.4	V
V _{OH}	Output Voltage High Level	l _{OH} = -11mA	2.5	-	2.5	-	V
V_{IL1}	Voltage Input Low (CMOS)	-	-	1.5	-	1.5	V
V _{IH1}	Voltage Input High (CMOS)		3.5	-	3.5		V
V _{IL2}	Voltage Input Low (TTL)		-	0.8	-	0.8	V
V _{IH2}	Voltage Input High (TTL)	-	2.0	-	2.0	-	V
I _{IN}	Input Leakage Current	$V_{IN} = V_{DD}$ or V_{SS}	-	±0.5	-	±5.0	μА

Figure 4: DC Characteristics




Figure 5: Logic Diagram

54HSC/T253: Dual 4 to 1 Data Selectors/Multiplexers

The 54HSC/T253 is a Dual 4-Line to 1-Line Data Selector/Multiplexer with tri-state outputs.

Select	Inputs		Data	Inputs		Output Control	Output	
В	Α	CO	C1	C2	СЗ	G	Y	
Х	х	х	х	х	х	Н	z	
L	L	L	×	x	x	L	L	
L	L	н	×	×	х	L	н	
L	н	х	L	×	x	L	L	
L	н	х	н	×	х	L	н	
Н	L	x	×	L	×	L	L	
Н	L	х	×	н	x	L	Н	
н	н	х	х	×	L	L	L	
Н	н	×	х	х	н	L	н	




Figure 2: Pin Out

Figure 1: Function Table

		+2	5°C	-55°C /		
Symbol t _{PLH} t _{PHL} t _{PHL} t _{PHL} t _{PHL} t _{PHL} t _{PZL} t _{PZH}	Parameter	Тур.	Max.	Тур.	Max.	Units
t _{er H}	Propagation delay Data to Output	14	25	17	25	ns
	Propagation delay Data to Output	15	25	18	25	กร
	Propagation delay Select to Output	14	25	17	25	ns
	Propagation delay Select to Output	15	25	18	25	ns
	Propagation delay Tri-state to Output Low	12	25	15	25	ns
_	Propagation delay Tri-state to Output High	13	25	16	25	ns
t _{PLZ}	Propagation delay Low to Tri-state	12	25	15	25	ns
t _{PHZ}	Propagation delay High to Tri-state	13	25	16	25	ns

Figure 3: Switching Characteristics

H = high level, L = low level, X = irrelevant, Z = high impedance

54HSC/T253: Dual 4 to 1 Data Selectors/Multiplexers

				Lin	nits		
			+25°C		-55°C / +125°C		
Symbol	Parameter	Test Conditions	Min.	Max.	Min.	Max.	Units
I _{DD}	Quiescent Current	V _{IN} = 0V or V _{DD}	-	20	-	600	μА
V _{oL}	Output Voltage Low Level	I _{OL} = 9mA	-	0.4	-	0.4	V
V _{OH}	Output Voltage High Level	I _{OH} = -11mA	2.5	-	2.5	-	v
V _{IL1}	Voltage Input Low (CMOS)	-	-	1.5	-	1.5	v
V _{IH1}	Voltage Input High (CMOS)	-	3.5	-	3.5	-	v
V _{IL2}	Voltage Input Low (TTL)	-	-	0.8	-	0.8	v
V _{IH2}	Voltage Input High (TTL)	-	2.0	-	2.0	-	v
loz	Tri-State Leakage	$V_O = 0V \text{ or } V_{DD}$	-	±1	-	±50	μА
I _{IN}	Input Leakage Current	V _{IN} = V _{DD} or V _{SS}	-	±0.5	-	±5.0	μА

Figure 4: DC Characteristics




Figure 5: Logic Diagram

54HSC/T164: 8-Bit Parallel Output Serial Shift Register

The 54HSC/T164 is an 8-Bit Parallel Output Serial Shift Register with asynchronous clear.

	Inpi	uts		Outputs			
CLEAR	CLOCK	A	В	Q	Q _B	σř	
L	х	Х	Х	L	L	L	
н	L	x	×	Q _{AO}	Q _{BO}	Q _{HO}	
н	1	н	н	Н	Q _{AN}	Q _{GN}	
н	1	L	x	L	Q _{AN}	Q _{GN}	
н	1	Х	L	L	Q _{AN}	Q _{GN}	

H = high level, L = low level, X = irrelevant, ↑ = transition from low to high level. Ω_{AO} , Ω_{BO} , Ω_{HO} = the level of Q_A , Q_B or Q_H , respectively, before the indicated steady-state input conditions were set up. Ω_{AN} , Ω_{BN} , Ω_{HN} = the level of Q_A or Q_G before the latest ↑ transition of the clock. Indicates a one bit shift.




Figure 2: Pin Out

Figure	1:	Function	Table
--------	----	-----------------	-------

		+2	5°C	-55°C /		
Symbol	Parameter	Тур.	Max.	Тур.	Max.	Units
t _{PLH}	Propagation delay. Q output from clock input, low to high level output.	15	25	18	28	ns
t _{PHL}	Propagation delay. Q output from clock input, high to low level output.	15	25	18	28	ns
t _{PHL}	Propagation delay. Q output from clear input, high to low level output.	15	25	18	28	ns

Figure 3: Switching Characteristics

				Lin	nits		
			+25°C		-55°C / +125°C		
Symbol	Parameter	Test Conditions	Min.	Max.	Min.	Max.	Units
I _{DD}	Quiescent Current	V _{IN} = 0V or V _{DD}	-	20	-	400	μА
V _{OL}	Output Voltage Low Level	I _{OL} ≈ 9mA	-	0.4	-	0.4	V
V _{OH}	Output Voltage High Level	I _{OH} = -11mA	2.5	-	2.5	-	V
V _{IL1}	Voltage Input Low (CMOS)	-		1.5	-	1.5	l v
V _{IH1}	Voltage Input High (CMOS)	-	3.5	-	3.5	-	V
V _{IL2}	Voltage Input Low (TTL)	-	-	0.8	-	0.8	V
V _{IH2}	Voltage Input High (TTL)	-	2.0	-	2.0	-	V
I _{IN}	Input Leakage Current	V _{IN} = V _{DD} or V _{SS}	-	±0.5	-	±5.0	μА

Figure 4: DC Characteristics

54HSC/T164: 8-Bit Parallel Output Serial Shift Register




Figure 5: Logic Diagram

54HSC/T165 : Parallel Load 8-Bit Shift Register

The 54HSC/T165 is an 8-Bit Serial Shift Register that shifts the data in the direction of Q_A to Q_H when clocked.

		Inputs			Internal	Outputs	Output
Shift/ Load	Clock Inhibit	Clock	Serial	Parallel AH	Q _A	Q _B	Q _H
L	х	х	x	ah	а	b	h
н	L	L	x	x	Q _{AO}	Q _{BO}	Q _{HO}
н	L	1	Н	x	н	Q _{AN}	Q _{GN}
н	L	1	L	x	L	Q _{AN}	Q _{GN}
н	н	×	×	×	Q _{AO}	Q _{BO}	Q _{HO}

H = high level, L = low level, X = irrelevant, \uparrow = transition from low to high, a...h = the level of steady state inputs at inputs A through H. Q_0 = level of Q before the indicated steady state input conditions were set up. Q_N = level of Q before the most recent active transition indicated by \uparrow .

Figure 1: Function Table




Figure 2: Pin Out

		+2	-55°C /			
t _{PLH} t _{PHL} t _{PLH} t _{PLH} t _{PH}	Parameter	Тур.	Max.	Тур.	Max.	Units
t _{n u}	Propagation delay. Load to Any Output.	18	25	21	28	ns
	Propagation delay. Load to Any Output.	16	25	19	28	ns
	Propagation delay. Clock to Any Output.	18	25	21	28	ns
	Propagation delay. Clock to Any Output.	18	25	21	28	ns
t _{PLH}	Propagation delay. H to Q _H .	18	25	21	28	ns
t _{PHL}	Propagation delay. H to Q _H .	18	25	21	28	ns
PLH	Propagation delay. H to QB _H .	18	25	21	28	ns
t _{PHL}	Propagation delay. H to QB _H .	18	25	21	28	ns

Figure 3: Switching Characteristics

54HSC/T165: Parallel Load 8-Bit Shift Register

				Lin	nits		
			+2	+25°C		-55°C / +125°C	
Symbol	Parameter	Test Conditions	Min.	Max.	Min.	Max.	Units
I _{DD}	Quiescent Current	V _{IN} = 0V or V _{DD}	-	20	-	400	μА
V _{OL}	Output Voltage Low Level	I _{OL} = 9mA	-	0.4	-	0.4	v
V _{OH}	Output Voltage High Level	I _{OH} = -11mA	2.5	-	2.5	-	l v
V _{IL1}	Voltage Input Low (CMOS)		-	1.5	-	1.5	V
V _{IH1}	Voltage Input High (CMOS)	-	3.5	-	3.5	-	l v
V _{IL2}	Voltage Input Low (TTL)	-	-	0.8	-	0.8	v
V _{IH2}	Voltage Input High (TTL)	-	2.0		2.0	-	l v
I _{IN}	Input Leakage Current	$V_{IN} = V_{DD}$ or V_{SS}	-	±0.5	-	±5.0	μА

Figure 4: DC Characteristics




Figure 5: Logic Diagram

54HSC/T166: 8-Bit Shift Register

The 54HSC/T166 is an 8-Bit parallel in or serial in, serial out Shift Register with a gated clock input and an overriding clear input.

		Inp	uts			Internal	Output	
Clear	Shift/ Load	Clock Inhibit	Clock	Serial	Parallel AH	Q _A	Q _B	Q _H
L	Х	х	Х	X	Х	L	L	L
Н	х	L	L	X	X	Q _{AO}	Q _{BO}	Q _{HO}
н	L	L	1	X	ah	a	b	h
Н	н	L	1	Н	×	н	Q _{AN}	Q _{GN}
Н	н	L	↑	L	×	L	Q _{AN}	Q _{GN}
н	×	н	1	X	X	Q _{AO}	Q _{BO}	Q _{Ho}

H = high level, L = low level, X = irrelevant, \uparrow = transition from low to high, a...h = the level of steady state inputs at inputs A through H. Q_0 = level of Q before the indicated steady state input conditions were set up. Q_N = level of Q before the most recent active transition indicated by \uparrow .

Figure 1: Function Table




Figure 2: Pin Out

		+2	+25°C -55°			
Symbol t _{PHL} t _{PHL}	Parameter	Тур.	Max.	Тур.	Max.	Units
t _{pHI}	Propagation delay. Clear to Q _H .	15	25	18	28	ns
	Propagation delay. Clock to Q _H .	15	25	18	28	ns
t _{PLH}	Propagation delay. Clock to Q _H .	15	25	18	28	ns

Figure 3: Switching Characteristics

54HSC/T166: 8-Bit Shift Register

			Limits				
	•		+25°C		-55°C / +125°C		
Symbol	Parameter	Test Conditions	Min.	Max.	Min.	Max.	Units
I _{DD}	Quiescent Current	V _{IN} = 0V or V _{DD}	-	20	-	400	μА
V_{OL}	Output Voltage Low Level	I _{OL} = 9mA	-	0.4	-	0.4	V
V _{OH}	Output Voltage High Level	I _{OH} = -11mA	2.5	-	2.5	-	V
V _{IL1}	Voltage Input Low (CMOS)	-	-	1.5	-	1.5	l v
V _{IH1}	Voltage Input High (CMOS)	-	3.5		3.5	-	l v
V _{IL2}	Voltage Input Low (TTL)	-	-	0.8	-	0.8	l v
V _{IH2}	Voltage Input High (TTL)		2.0	-	2.0	_	l v
I _{IN}	Input Leakage Current	$V_{IN} = V_{DD}$ or V_{SS}	-	±0.5	-	±5.0	μА

Figure 4: DC Characteristics

54HSC/T166: 8-Bit Shift Register




Figure 5: Logic Diagram

862

■ 3768522 0024198 997 ■

54HSC/T521: 8-Bit Magnitude Comparator

The 54HSC/T521 is an 8-Bit Magnitude Comparator.

Inp	uts	Outputs
Data P,Q	P=Q	
P=Q	L	L
P > Q	L	н ,
P <q< td=""><td>Ł</td><td>н</td></q<>	Ł	н
Х	н	н

H = high level, L = low level, X = irrelevant

Figure 1: Function Table




Figure 2: Pin Out




Figure 3: Logic Diagram

		+25°C		-55°C / +125°C			
Symbol	Parameter	Тур.	Max.	Тур.	Max.	Units	
t _{PLH}	Propagation delay. P or Q to PN = QN.	15	25	18	28	ns	
t _{PHL}	Propagation delay. P or Q to PN = QN.	16	25	19	28	ns	
t _{PLH}	Propagation delay. GN to PN = QN.	14	25	17	28	ns	
t _{PHL}	Propagation delay, GN to PN = QN.	15	25	18	28	ns	

Figure 4: Switching Characteristics

54HSC/T521: 8-Bit Magnitude Comparator

			Limits				}
			+25°C		-55°C / +125°C		
Symbol	Parameter	Test Conditions	Min.	Max.	Min.	Max.	Units
I _{DD}	Quiescent Current	V _{IN} = 0V or V _{DD}	-	20	-	600	μА
V _{OL}	Output Voltage Low Level	l _{oL} ≠ 9mA	-	0.4	-	0.4	V
V _{OH}	Output Voltage High Level	I _{OH} = -11mA	2.5	-	2.5	-	V
V _{iL1}	Voltage Input Low (CMOS)	-	-	1.5	-	1.5	v
V _{IH1}	Voltage Input High (CMOS)	-	3.5	-	3.5	-	v
V _{IL2}	Voltage Input Low (TTL)	-	-	0.8	-	0.8	V
V _{IH2}	Voltage Input High (TTL)	-	2.0	-	2.0	-	V
I _{IN}	Input Leakage Current	$V_{IN} = V_{DD}$ or V_{SS}	-	±0.5	-	±5.0	μА

Figure 5: DC Characteristics

54HSC/T240: Octal 3-State Driver, Inverting

The 54HSC/T240 is an Octal 3-State Driver, inverting.

Inp	uts	Outputs	
Ē	l ₀₋₃	O ₀₋₃	
L	٦	н	
L	н	L	H = high level L = low level
н	х	Z	X = irrelevant Z = high impedance

Figure 1: Function Table




Figure 2: Pin Out




Figure 3: Logic Diagram

Symbol		+2	+25°C		-55°C / +125°C	
	Parameter	Тур.	Max.	Тур.	Max.	Units
t _{PLH}	Propagation delay, low to high level output.	12	20	15	23	ns
t _{PHL}	Propagation delay, high to low level output.	14	22	17	25	ns
t _{PZL}	Propagation delay, enable to low level.	19	27	21	30	ns
t _{PZH}	Propagation delay, enable to high level.	14	22	17	25	ns
t _{PLZ}	Propagation delay, disable from low.	22	30	25	33	ns
t _{PHZ}	Propagation delay, disable from high.	21	30	24	33	ns

Figure 4: Switching Characteristics

54HSC/T240 : Octal 3-State Driver, Inverting

			Limits				
	Parameter	Test Conditions	+25°C		-55°C / +125°C		
Symbol			Min.	Max.	Min.	Max.	Units
I _{DD}	Quiescent Current	V _{IN} = 0V or V _{DD}	-	20	-	600	μА
Val	Output Voltage Low Level	I _{OL} = 9mA	-	0.4	-	0.4	V
v _{oH}	Output Voltage High Level	I _{OH} = -11mA	2.5	-	2.5	-	V
V _{iL1}	Voltage Input Low (CMOS)	-	-	1.5	-	1.5	V
V _{IH1}	Voltage Input High (CMOS)	-	3.5	-	3.5	-	٧
V _{IL2}	Voltage Input Low (TTL)	-	-	0.8	-	0.8	V
V _{IH2}	Voltage Input High (TTL)	-	2.0	-	2.0	-	V
oz	Tri-State Leakage	V _O = 0V or V _{DD}	-	±1	-	±50	μΑ
I _{IN}	Input Leakage Current	V _{IN} = V _{DD} or V _{SS}	-	±0.5	-	±5.0	μΑ

Figure 5: DC Characteristics

54HSC/T241: Octal 3-State Driver, Complementary Enable

The 54HSC/T241 is an Octal 3-State Driver, complementary enable.

	Inputs		Outputs
Ē	EB	l _{o-3}	O ₀₋₃
L	н	L	Н
L	н	н	L
Н	L	x	Z

H = high level
L = low level
X = irrelevant
Z = high impedance

Figure 1: Function Table




Figure 2: Pin Out




Figure 3: Logic Diagram

Symbol		+25°C		-55°C / +125°C			
	Parameter	Тур.	Max.	Тур.	Max.	Units	
t _{PLH}	Propagation delay, low to high level output.	11	19	14	22	กร	
t _{PHL}	Propagation delay, high to low level output.	13	21	16	24	ns	
t _{PZL}	Propagation delay, enable to low level.	19	27	21	30	ns	
t _{ezh}	Propagation delay, enable to high level.	19	27	21	30	ns	
t _{PLZ}	Propagation delay, low to disable.	22	30	25	33	ns	
t _{PHZ}	Propagation delay, high to disable.	21	30	24	33	ns	

Figure 4: Switching Characteristics

54HSC/T241: Octal 3-State Driver, Complementary Enable

			Limits				
	Parameter		+25°C		-55°C / +125°C		
Symbol		Test Conditions	Min.	Max.	Min.	Max.	Units
I _{DD}	Quiescent Current	V _{IN} = 0V or V _{DD}		20	-	600	μА
VoL	Output Voltage Low Level	I _{OL} = 9mA	-	0.4	-	0.4	V
V _{OH}	Output Voltage High Level	I _{OH} = -11mA	2.5	-	2.5	-	V
V _{IL1}	Voltage Input Low (CMOS)		-	1.5	-	1.5	٧
V _{IH1}	Voltage Input High (CMOS)	-	3.5	-	3.5	-	V
V _{IL2}	Voltage Input Low (TTL)	-	-	0.8	-	0.8	V
V _{IH2}	Voltage Input High (TTL)		2.0	-	2.0	-	V
I _{IN}	Input Leakage Current	$V_{IN} = V_{DD}$ or V_{SS}	-	±0.5	-	±5.0	μА

Figure 5: DC Characteristics

54HSC/T244: Octal 3-State Driver

The 54HSC/T244 is an Octal 3-State Driver.

inp	uts	Outputs	
Ē	10-3	O ₀₋₃	
L	L	Н	
L	н	L	H = high level L = low level
Н	X	z	X = irrelevant Z = high impedance

Figure 1: Function Table




Figure 2: Pin Out




Figure 3: Logic Diagram

		+25°C		-55°C/+125°C			
Symbol	Parameter	Тур.	Max.	Тур.	Max.	Units	
t _{PLH}	Propagation delay, low to high level output.	11	21	14	21	กร	
t _{PHL}	Propagation delay, high to low level output.	13	21	16	21	ns	
t _{ezL}	Propagation delay, enable to low level.	19	25	21	25	ns	
t _{PZH}	Propagation delay, enable to high level.	15	20	21	24	ns	
t _{PLZ}	Propagation delay, low to disable.	19	25	22	25	ns	
t _{PHZ}	Propagation delay, high to disable.	18	25	21	25	ns	

Figure 4: Switching Characteristics

54HSC/T244: Octal 3-State Driver

Symbol	Parameter	Test Conditions	Limits				
			+25°C		-55°C / +125°C		
			Min.	Max.	Min.	Max.	Units
I _{DD}	Quiescent Current	V _{IN} = 0V or V _{DD}	-	20	-	600	μА
V _{OL}	Output Voltage Low Level	I _{OL} = 9mA	-	0.4	-	0.4	V
V _{OH}	Output Voltage High Level	I _{OH} = -11mA	2.5	-	2.5	-	V
V _{IL1}	Voltage Input Low (CMOS)	•	-	1.5	-	1.5	V
V _{H1}	Voltage Input High (CMOS)	-	3.5	-	3.5	-	V
V _{IL2}	Voltage Input Low (TTL)		-	0.8	-	0.8	V
V _{IH2}	Voltage Input High (TTL)	-	2.0	-	2.0	-	V
oz	Tri-State Leakage	$V_{o} = 0V \text{ or } V_{DD}$	-	±1	-	±50	μА
I _{IN}	Input Leakage Current	$V_{O} = 0V \text{ or } V_{DD}$ $V_{IN} = V_{DD} \text{ or } V_{SS}$	-	±0.5	-	±5.0	μА

Figure 5: DC Characteristics

54HSC/T540: Octal 3-State Driver/Buffer Inverting

The 54HSC/T540 is an Octal 3-State Driver/Buffer Inverting.

	Inputs		Outputs
E,	Ē	i ₀₋₇	O ₀₋₇
L	Ł	L	н
L	L	н	L
н	х	х	z
x	Н	x	Z

H = high level L = low level X = irrelevant

Z = high impedance

Figure 1: Function Table




Figure 2: Pin Out




Figure 3: Logic Diagram

			+25°C		-55°C / +125°C			
Symbol	Parameter		Тур.	Max.	Тур.	Max.	Units	
t _{PLH}	Propagation delay, low to high level output.		13	21	16	24	ns	
t _{PHL}	Propagation delay, high to low level output.	ŀ	13	21	16	24	ns	
t _{PZL}	Propagation delay, enable to low level.		21	29	24	32	ns	
t _{PZH}	Propagation delay, enable to high level.	ŀ	16	24	19	27	ns	
t _{PLZ}	Propagation delay, low to disable.	1	24	32	27	35	ns	
t _{PHZ}	Propagation delay, high to disable.		23	31	26	34	ns	

Figure 4: Switching Characteristics

54HSC/T540: Octal 3-State Driver/Buffer Inverting

			+25°C		-55°C / +125°C		
Symbol	Parameter	Test Conditions	Min.	Max.	Min.	Max.	Units
I _{DD}	Quiescent Current	V _{IN} = 0V or V _{DD}	-	20	-	600	μА
V _{OL}	Output Voltage Low Level	I _{OL} = 9mA	-	0.4	-	0.4	V
V _{OH}	Output Voltage High Level	I _{OH} ≈ -11mA	2.5	-	2.5	-	V
V _{iL1}	Voltage Input Low (CMOS)	-	-	1.5	-	1.5	V
V _{IH1}	Voltage Input High (CMOS)	-	3.5	-	3.5	-	V
V _{IL2}	Voltage Input Low (TTL)	_	-	0.8	-	0.8	V
V _{IH2}	Voltage Input High (TTL)	-	2.0	-	2.0	-	V
l _{oz}	Tri-State Leakage	$V_0 = 0V \text{ or } V_{DD}$	-	±1	-	±50	μΑ
I _{IN}	Input Leakage Current	V _{IN} = V _{DD} or V _{SS}	-	±0.5	-	±5.0	μΑ

Figure 5: DC Characteristics

54HSC/T541: Octal 3-State Driver/Buffer

The 54HSC/T541 is an Octal 3-State Driver/Buffer.

	Inputs		Outputs
Ē	Ē _B	I ₀₋₇	O ₀₋₇
L	L	L	L
L	L	н	Н
н	×	х	z
x	Н	x	z

H = high level
L = low level
X = irrelevant
Z = high impedance

Figure 1: Function Table




Figure 2: Pin Out




Figure 3: Logic Diagram

Symbol Parameter		+2	+25°C		-55°C / +125°C	
	Parameter	Тур.	Max.	Тур.	Max.	Units
t _{PLH}	Propagation delay, low to high level output.	11	19	14	22	ns
t _{PHL}	Propagation delay, high to low level output.	13	21	16	22	ns
t _{PZL}	Propagation delay, enable to low level.	17	21	20	35	ns
t _{PZH}	Propagation delay, enable to high level.	16	24	19	30	ns
t _{PLZ}	Propagation delay, low to disable.	24	21	27	25	กร
t _{PHZ}	Propagation delay, high to disable.	23	21	26	25	ns

Figure 4: Switching Characteristics

54HSC/T541: Octal 3-State Driver/Buffer

			+25°C		-55°C / +125°C		
Symbol	Parameter	Test Conditions	Min.	Max.	Min.	Max.	Units
I _{DD}	Quiescent Current	V _{IN} = 0V or V _{DD}	-	20	-	600	μА
V _{OL}	Output Voltage Low Level	i _{oL} = 9mA		0.4	-	0.4	V
V _{OH}	Output Voltage High Level	I _{OH} = -11mA	2.5	-	2.5	-	V
V _{IL1}	Voltage Input Low (CMOS)	-	-	1.5	-	1.5	V
V _{IH1}	Voltage Input High (CMOS)	-	3.5	-	3.5	-	V
V _{IL2}	Voltage Input Low (TTL)	-	-	0.8	-	0.8	V
V _{IH2}	Voltage Input High (TTL)	-	2.0		2.0	-	V
loz	Tri-State Leakage	$V_0 = 0V \text{ or } V_{DD}$	-	±1	-	±50	μA
I _N	Input Leakage Current	$V_0 = 0V \text{ or } V_{DD}$ $V_{IN} = V_{DD} \text{ or } V_{SS}$	-	±0.5	-	±5.0	μА

Figure 5: DC Characteristics

54HSC/T245: Octal Bus Transceiver

The 54HSC/T245 is an Octal Bus Transceiver.

Inp	outs	Outputs
Ē	DIR	
L	L	B data to Bus A
L	Н	A data to Bus B
Н	x	Isolation

H = high level, L = low level, X = irrelevant

Figure 1: Function Table




Figure 2: Pin Out




Figure 3: Logic Diagram

		+2	+25°C		-55°C / +125°C	
Symbol	Parameter	Тур.	Max.	Тур.	Max.	Units
t _{PLH}	Propagation delay, low to high level output.	10	19	13	23	ns
t _{PHL}	Propagation delay, high to low level output.	11	19	14	23	ns
t _{PZL}	Propagation delay, enable to low level.	21	26	24	30	ns
t _{PZH}	Propagation delay, enable to high level.	16	25	19	28	ns
t _{PLZ}	Propagation delay, low to disable.	24	28	27	33	ns
t _{PHZ}	Propagation delay, high to disable.	24	28	27	33	ns

Figure 4: Switching Characteristics

54HSC/T245: Octal Bus Transceiver

Symbol			+25°C		-55°C / +125°C]
	Parameter	Test Conditions	Min.	Max.	Min.	Max.	Units
I _{DD}	Quiescent Current	V _{IN} = 0V or V _{DD}	-	20	-	600	μА
V _{OL}	Output Voltage Low Level	I _{OL} = 9mA	-	0.4	-	0.4	V
V _{OH}	Output Voltage High Level	I _{OH} = -11mA	2.5	-	2.5	-	V
V _{IL1}	Voltage Input Low (CMOS)		-	1.5	-	1.5	l v
V _{iH1}	Voltage Input High (CMOS)	-	3.5	-	3.5	-	V
V _{IL2}	Voltage Input Low (TTL)	-	-	0.8	-	0.8	V
V _{IH2}	Voltage Input High (TTL)	-	2.0	-	2.0	-	V
loz	Tri-State Leakage	$V_0 = 0V \text{ or } V_{DD}$	-	±1	-	±50	μА
I _{IN}	Input Leakage Current	$V_{O} = 0V \text{ or } V_{DD}$ $V_{IN} = V_{DD} \text{ or } V_{SS}$	-	±0.5	-	±5.0	μА

Figure 5: DC Characteristics

54HSC/T373: Octal Transparent Latch, 3-State Outputs

The 54HSC/T373 is an Octal Transparent Latch with 3-State Outputs.

	Inputs		Outputs
<u>oc</u>	С	D	Q
L	Н	Н	Н
L	н	L	L
L	Ł	×	Q ₀
Н	×	x	Z

H = high level
L = low level
X = irrelevant
Z = high impedance

Figure 1: Function Table




Figure 2: Pin Out

		+25°C		-5	5°C / +125°C		
Parameter	Min.	Тур.	Max.	Min.	Тур.	Max.	Units
Propagation delay. Low to high output.	-	15	20	-	20	24	ns
Propagation delay. High to low output.	-	14	20	-	21	24	ns
Propagation delay. Enable to low.	.	13	25	-	14	25	ns
Propagation delay. Enable to high.	-	16	20	-	18	24	ns
Propagation delay. Low to disable.	-	14	25	-	18	25	ns
Propagation delay. High to disable.	-	13	25	-	19	25	ns
	Propagation delay. Low to high output. Propagation delay. High to low output. Propagation delay. Enable to low. Propagation delay. Enable to high. Propagation delay. Low to disable.	Propagation delay. Low to high output Propagation delay. High to low output Propagation delay. Enable to low Propagation delay. Enable to high Propagation delay. Low to disable	Parameter Min. Typ. Propagation delay. Low to high output. Propagation delay. High to low output. Propagation delay. Enable to low. Propagation delay. Enable to high. Propagation delay. Low to disable. - 14	Parameter Min. Typ. Max. Propagation delay. Low to high output 15 20 Propagation delay. High to low output 14 20 Propagation delay. Enable to low 13 25 Propagation delay. Enable to high 16 20 Propagation delay. Low to disable 14 25	Parameter Min. Typ. Max. Min. Propagation delay. Low to high output. Propagation delay. High to low output. Propagation delay. Enable to low. Propagation delay. Enable to high. Propagation delay. Enable to high. Propagation delay. Low to disable. - 14 25 -	Parameter Min. Typ. Max. Min. Typ. Propagation delay. Low to high output. - 15 20 - 20 Propagation delay. High to low output. - 14 20 - 21 Propagation delay. Enable to low. - 13 25 - 14 Propagation delay. Enable to high. - 16 20 - 18 Propagation delay. Low to disable. - 14 25 - 18	Parameter Min. Typ. Max. Min. Typ. Max. Propagation delay. Low to high output. - 15 20 - 20 24 Propagation delay. High to low output. - 14 20 - 21 24 Propagation delay. Enable to low. - 13 25 - 14 25 Propagation delay. Enable to high. - 16 20 - 18 24 Propagation delay. Low to disable. - 14 25 - 18 25

Figure 3: Switching Characteristics

Symbol			+25°C		-55°C / +125°C		
	Parameter	Test Conditions	Min.	Max.	Min.	Max.	Units
l _{DD}	Quiescent Current	V _{IN} = 0V or V _{DD}	-	20	-	600	μА
V _{OL}	Output Voltage Low Level	I _{OL} = 9mA	-	0.4	-	0.4	V
V _{OH}	Output Voltage High Level	I _{OH} = -11mA	2.5	-	2.5	-	V
V _{IL1}	Voltage Input Low (CMOS)	-		1.5	-	1.5	v
V _{iH1}	Voltage Input High (CMOS)	•	3.5	-	3.5	-	V
V _{IL2}	Voltage Input Low (TTL)	-	-	0.8	-	0.8	V
V _{IH2}	Voltage Input High (TTL)	•	2.0	-	2.0	-	V
loz	Tri-State Leakage	$V_0 = 0V \text{ or } V_{DD}$	-	±1	-	±50	μΑ
I _{IN}	Input Leakage Current	$V_O = 0V \text{ or } V_{DD}$ $V_{IN} = V_{DD} \text{ or } V_{SS}$	-	±0.5	-	±5.0	μА

Figure 4: DC Characteristics

54HSC/T373: Octal Transparent Latch, 3-State Outputs




Figure 5: Logic Diagram

54HSC/T573: Octal Transparent Latch, 3-State Outputs

The 54HSC/T573 is an Octal Transparent Latch with 3-State Outputs.

	Inputs		Outputs	
oc	С	D	Q	
Ł	Н	Н	Н	
L	н	L	L	
L	Ŀ	×	Q ₀	H = high level L = low level
н	×	×	z	X = irrelevant Z = high impedance

Figure 1: Function Table




Figure 2: Pin Out

		+25°C			-59	°C		
Symbol	Parameter	Min.	Тур.	Max.	Min.	Тур.	Max.	Units
t _{PLH}	Propagation delay. Low to high output.	-	19	24	-	22	29	ns
t _{PHL}	Propagation delay. High to low output.	-	19	24	- 1	22	29	ns
t _{PZL}	Propagation delay. Enable to low.	-	13	21	-	16	24	ns
t _{PZH}	Propagation delay. Enable to high.	-	16	24	-	19	27	ns
t _{PLZ}	Propagation delay. Low to disable.	-	14	22	-	17	25	ns
t _{PHZ}	Propagation delay. High to disable.	-	13	21	_	16	24	ns

Figure 3: Switching Characteristics

			+2	5°C	-55°C /	+125°C	
Symbol	Parameter	Test Conditions	Min.	Max.	Min.	Max.	Units
I _{DD}	Quiescent Current	V _{IN} = 0V or V _{DD}	-	20	-	600	μА
V _{OL}	Output Voltage Low Level	I _{OL} = 9mA	-	0.4	-	0.4	V V
V _{OH}	Output Voltage High Level	I _{OH} = -11mA	2.5	-	2.5	-	V
V _{IL1}	Voltage Input Low (CMOS)	-	-	1.5	-	1.5	V
V _{IH1}	Voltage Input High (CMOS)		3.5	-	3.5	-	٧
٧2	Voltage Input Low (TTL)		-	0.8	-	0.8	V
V _{IH2}	Voltage Input High (TTL)	-	2.0	-	2.0	-	v
l _{oz}	Tri-State Leakage	$V_0 = 0V \text{ or } V_{DD}$	-	±1	-	±50	μA
I	Input Leakage Current	$V_{IN} = V_{DD}$ or V_{SS}	-	±0.5	-	±5.0	μА

Figure 4: DC Characteristics

54HSC/T573: Octal Transparent Latch, 3-State Outputs




Figure 5: Logic Diagram

880

54HSC/T670: 4 x 4 Register Files with Tri-State Outputs

The 54HSC/T670 is a register storing 4 words of 4 bits each. Separate on-chip decoding is provided for addressing the four word locations to either write or retrieve data. This allows simultaneous writing into one location and reading from another location.




Figure 1: Pin Out

Outputs

V	Write Inputs			Word				
WB	WA	GW	1	2	3	4		
L	L	L	Q = D	Qo	Q0	Q0		
L	н	L	Qo	Q = D	Qo	Q0		
Н	L	L	Q0	Q0	Q = D	Qo		
Н	Н	L	Q0	Q0	Qo	Q=D		
Х	×	н	Q0	Q0	Q0	QO		

1	Ì	L	L	L	W1D1	W1D2	W1D3	W1D4
Ì		L	н	L	W2D1	W2D2	W2D3	W2D4
		н	L	L	W3D1	W3D2	W3D3	W3D4
		н	н	Ł	W4D1	W4D2	W4D3	W4D4
	į	x	х	н	z	Z	z	z

H = high level, L = low level, X = irrelevant, Z = high impedance

Read Inputs

Q0 = level of Q before inputs were established H = high level, L = low level, X = irrelevant

Figure 2: Write Function Table

Figure 3: Read Function Table

		+2!	5°C	-55°C / +125°C		
Symbol	Parameter	Тур.	Max.	Тур.	Max.	Units
t _{PLH}	Propagation delay. Read select to Q.	25	30	28	33	ns
t _{PHL}	Propagation delay. Read select to Q.	18	25	21	28	ns
t _{PLH}	Propagation delay. Write enable to Q.	18	25	21	28	пѕ
PLH t _{PHL}	Propagation delay. Write enable to Q.	18	25	21	28	ns
PHL t _{PLH}	Propagation delay. Data to Q.	27	35	30	38	กร
PLH PHL	Propagation delay. Data to Q.	23	25	26	28	ns
PHL PZH	Propagation delay. Read Enable to Q.	18	25	21	28	ns
t _{pžL}	Propagation delay. Read Enable to Q.	18	25	21	28	ns
t _{PHZ}	Propagation delay. Read Enable to Q.	18	25	21	28	ns
t _{PL} Z	Propagation delay. Read Enable to Q.	18	25	21	28	ns

 $V_{CC} = 5V, T_{MAX} = +125^{\circ}C, C_{L} = 50pF$

Figure 4: Switching Characteristics

54HSC/T670 : 4 x 4 Register Files with Tri-State Outputs

			+25		-55°C / +125°C		1
Symbol	Parameter	Test Conditions	Min.	Max.	Min.	Max.	Units
I _{DD}	Quiescent Current	V _{IN} = 0V or V _{DD}	-	20	-	600	μА
V_{OL}	Output Voltage Low Level	I _{OI} = 9mA	-	0.4	_	0.4	v
V_{OH}	Output Voltage High Level	I _{OH} = -11mA	2.5	-	2.5	_	V
V _{IL1}	Voltage Input Low (CMOS)		-	1.5	-	1.5	l v
V _{IH1}	Voltage Input High (CMOS)	-	3.5	-	3.5		l v
V _{IL2}	Voltage Input Low (TTL)	-	-	0.8	-	0.8	V
V _{IH2}	Voltage Input High (TTL)	-	2.0	-	2.0		V
l _{oz}	Tri-State Leakage	$V_{O} = 0V \text{ or } V_{DD}$	-	±1	-	±50	μА
I _{IN}	Input Leakage Current	$V_O = 0V \text{ or } V_{DD}$ $V_{IN} = V_{DD} \text{ or } V_{SS}$	-	±0.5	-	±5.0	μА

Figure 5: DC Characteristics

54HSC/T670: 4 x 4 Register Files with Tri-State Outputs






Figure 6: Logic Diagram

CHARACTERISATION DATA


Device base listing as below:


MA9003 Base	Pin Count	MA9007 Base	Pin Count	BMS011 Base	Pin Count
00	14	154	24	138	16
02	14	161	16	139	16
03	14	163	16	238	16
04	14	165	16	240	20
08	14	166	16	241	20
10	14	191	16	244	20
14	14	273	20	245	20
21	14	283	16	373	20
27	14	670	16	374	20
32	14			521	20
74	14			540	20
86	14			541	20
109	16			573	20
125	14			574	20
126	14			1 1	20
148	16				
151	16				
157	16				
164	14	1		1	
253	16				







■ 3768522 0024222 T36 **■**







3768522 0024224 809







3768522 0024226 681 🖿








3768522 0024228 454



















3768522 0024229 390 📟


















894


3768522 0024230 002











896 =

TIMING DIAGRAMS




Figure 3: Set-Up Times, Hold Times, Removal Time and Propagation Delay Times




Figure 4: Three-State Propagation Delay Wave Shapes and Test Circuit

RADIATION TOLERANCE

Total Dose Radiation Testing

For product procured to guaranteed total dose radiation levels, each wafer lot will be approved when all sample devices from each lot pass the total dose radiation test.

The sample devices will be subjected to the total dose radiation level (Cobalt-60 Source), defined by the ordering code, and must continue to meet the electrical parameters specified in the data sheet. Electrical tests, pre and post irradiation, will be read and recorded.


GEC Plessey Semiconductors can provide radiation testing compliant with MIL-STD-883 test method 1019, Ionizing Radiation (Total Dose).

Total Dose (Function to specification)*	3x10 ⁵ Rad(Si)
Transient Upset (Stored data loss)	1x10 ¹¹ Rad(Si)/sec
Transient Upset (Survivability)	>1x10 ¹² Rad(Si)/sec
Neutron Hardness (Function to specification)	>1x10 ¹⁵ n/cm ²
Single Event Upset**	<1x10 ⁻¹⁰ Errors/bit day
Latch Up	Not possible

^{*} Other total dose radiation levels available on request

Figure 5: Radiation Hardness Parameters

ORDERING INFORMATION



^{**} Worst case galactic cosmic ray upset - interplanetary/high altitude orbit