

Radiation Hard 16-Bit Parallel Error Detection & Correction

FEATURES

- Radiation Hard to 1 MRad (Si)
- High SEU immunity, latch up free
- CMOS-SOS technology
- All inputs & outputs fully TTL & CMOS compatible
- Low power
- Detects and corrects single-bit errors
- Detects and flags dual-bit errors
- High speed:
 Write cycle- Generate checkword in 40ns typ.
 Read cycle- Flags errors in 20ns typ.

BLOCK DIAGRAM




Figure 1

GENERAL DESCRIPTION

The 54HST630 is a 16-bit parallel Error Detection and Correction circuit. It uses a modified Hamming code to generate a 6-bit check word from each 16-bit data word. The check word is stored with the data word during a memory write cycle. During a memory read cycle a 22-bit word is taken from memory and checked for errors.

Single bit errors in data words are flagged and corrected. Single bit errors in check words are flagged but not corrected. The position of the incorrect bit is pinpointed, in both cases, by the 6-bit error syndrome code which is output during the error correction cycle.

Two bit errors are flagged but not corrected. Any combination of two bit errors occurring within the 22-bit word read from memory (ie two errors in the 16-bit data word, two bits in the 16-bit check word or one error in each) will be correctly identified.

The gross errors of all bits, low or high, will be deleted.

The control signals S1 and S0 select the function to be performed by the EDAC. They control the generation of check words and the latching and correction of data (see table 1). When errors are detected, flags are placed on outputs SEF and DEF (see table 2).

The information presented herein is to the best of our knowledge true and accurate. No warranty expressed or implied is made regarding the capacity, performance or suitability of any product. You are strongly urged to ensure that the information given has not been superseded by a more up to date version.

Marconi Electronic Devices, Inc 45 Davids Drive Hauppauge, NY 11788 (516) 231-7710

Regional Offices:

Colorado (719) 593-1555 California (714) 894-9313

C600D Issue 1 Nov. 1988



GENERAL DESCRIPTION (cont.)

TABLE 1 - CONTROL FUNCTIONS

MEMORY	MEMORY CONTI		EDAC FUNCTION	DATA I/O	cuscina and	ERROR FLAGS		
CYCLE	S 1	50	EBACFUNCTION	DATATO	CHECKWORD	SEF	DEF	
WRITE	Low	Low	Generates Checkword	Input Data	Output Checkword	Low	Low	
READ	Low	High	Read Data &Checkword	Input Data	Input Checkword	Low	Low	
READ	High	High	Latch & Flag Error	Latch Data	Latch Checkword	Enabled	Enabled	
READ	High	Low	Correct Data Word & Generate Syndrome Bits	Output Corrected Data	Output Syndrome Bits	Enabled	Enabled	

TABLE 2 - ERROR FUNCTIONS

TOTAL NUM	BER OF ERRORS	ERROF				
16-BIT DATA	6-BIT CHECKWORD	SEF	DEF	DATA CORRECTION		
0	0	Low	Low	Not Applicable		
1	0	High	Low	Correction		
0	1	High	Low	Correction		
1	1	High	High	Interrupt		
2	0	High	High	Interrupt		
0	2	High	High	Interrupt		

ERROR DETECTION & CORRECTION

During a memory write cycle, six check bits (CB0-CB5) are generated by eight-input parity generators using the data bits as defined in Table 3. overleaf. During a memory read cycle, the 6-bit checkword is retrieved along with the actual data.

Error detection is accomplished as the 6-bit checkword and the 16-bit data word from memory are applied to internal parity generators/checkers. If the parity of all six groupings of data and check bits are correct, it is assumed that no error has occurred and both error flags will be low. (It should be noted that the sense of two of the

check bits, bits CB0 and CB1, is inverted to ensure that the gross-error condition of all lows and all highs is detected).

If the parity of one or more of the check groups is incorrect, an error has occurred and the proper error flag or flags will be set high. Any single error in the 16-bit data word will change the sense of exactly three bits of the 6-bit checkword. Any single error in the 6-bit checkword changes the sense of only that one bit. In either case, the single error flag will be set high while the dual error flag will remain low.



Radiation Hard 16-Bit Parallel Error Detection & Correction

ERROR DETECTION & CORRECTION (cont.)

Any two-bit error will change the sense of an even number of check bits. The two-bit error is not correctable since the parity tree can only identify single-bit errors. Both error flags are set high when any two-bit error is detected.

Three or more simultaneous bit errors can fool the EDAC into believing that no error, a correctable error, or an uncorrectable error has occurred and produce erroneous results in all three cases.

Error correction is accomplished by identifying the bad bit and inverting it. Identification of the erroneous bit is achieved by comparing the 16-bit word and 6-bit checkword from memory with the new checkword with one (checkword error) or three (data word error) inverted bits.

As the corrected word is made available on the data word I/O port, the checkword I/O port presents a 6-bit syndrome error code. This syndrome code can be used to identify the corrupted bit in memory (see Table 4. below).

TABLE 3- CHECK WORD GENERATION

CHECKWORD	16-BIT DATA WORD															
BIT	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
CB0	Х	Х		Х	Х				X	Х	Х			Х		
CB1	X		Х	Х		Х	Х		Х			Х			Х	
CB2		Х	Х		Х	Х		Х		Х			Х			Х
CB3	Х	X	Х				Х	Х			Х	Х	Х			
CB4				Х	Х	Х	Х	Х						Х	Х	X
CB5						 			Х	Х	Х	Х	Х	X	Х	X

The six check bits are parity bits derived from the matrix of data bits as indicated by 'X' for each bit.

TABLE 4- ERROR SYNDROME CODES

SYNDROME		ERROR LOCATION																					
ERROE CODE	DB0	D81	DB2	овз	D84	DB5	DB6	DB7	D88	DB9	DB10	DB11	DB12	DB13	DB14	DB15	СВ0	СВ1	CB3	СВЗ	СВ4	CB5	NO ERROR
CB0	L	L	Н	L	L	н	Н	Н	L	L	L	Н	н	L	Н	н	L	Н	Н	Н	н	Н	Н
CB1	L	Н	L.	L	Н	L	L	Н	L	Н	Н	L	Н	Н	L	Н	Н	L	Н	Н	Н	Н	Н
CB2	Н	L	L	Н	L	L	Н	L	Н	L	н	н	L	Н	н	Ł	Н	Н	L	Н	Н	н	Н
CB3	L	L	L	Н	Н	Н	L	L	н	Н	L	L	L	н	Н	н	н	Н	Н	L	Н	Н	Н
CB4	Н	Н	н	L	L	L	L	L	Н	Н	Н	Н	н	L	L	L	Н	н	Н	н	L	н	Н
CB5	Н	Н	Н	н	Н	Н	Н	Н	L	L	Ł	L	L	L	L	L	н	Н	Н	н	Н	L	Н

Marconi Electronic Devices

APPLICATIONS

Although most semiconductor memories have separate input and output pins, it is possible to design the error detection and correction function using a single EDAC. EDAC data and check bit pins function as inputs or outputs dependent upon the state of control signals 50 and \$1. It becomes necessary to use wired AND.logic, with fairly complex system timing, to control the EDAC and data bus. This scheme becomes difficult to implement both in terms of board layout and timing. System performance is also adversely affected. See Figure 2.

Optimized systems can be implemented using two EDAC's in parallel. One of the units is used strictly as an encoder during the memory write cycle. Both controls S0 and S1 are grounded. The encoder chip will generate the 6-bit check word for memory storage along with the 16-bit data.

The second of the two EDAC's will be used as a decoder during the memory read cycle.

This decoder chip does require timing pulses for proper operation. Control SI is set low and S0 high as the memory read cycle begins. After the memory output data is valid, the control SI input is moved from the low to a high. This low-to-high transition latches the 22-bit word from memory into internal registers of this second EDAC and enables the two error flags. If no error occurs, the CPU can accept the 16-bit word directly from memory. If a single error has occurred the CPU must move the control SO input from the high to a low to output corrected data and the error syndrome bits. Any dual error should be an interrupt condition.

In most applications, status registers will be used to keep tabs on error flags and error syndrome bits. If repeated patterns of error flags and syndrome bits occur, the CPU will be able to recognize these symptoms as a "hard" error. The syndrome bits can be used to pinpoint the faulty memory chip. See Figure 3.





Figure 2 Error Detection and Correction using a single EDAC Unit





Radiation Hard 16-Bit Parallel Error Detection & Correction

ABSOLUTE MAXIMUM RATINGS

PARAMETER	MIN	MAX	UNITS
SUPPLY VOLTAGE	~0.5	10	V
INPUT VOLTAGE	V _{SS} -0.3	V _{DD} + 0.3	V
CURRENT THROUGH ANY PIN	-20	20	mA
OPERATING TEMP	-55	125	°C
STORAGE TEMP	-65	150	°C

Stresses above those listed may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other condition above those indicated in the operations section of this specification, is not implied. Exposure to absolute maximum rating conditions for extended periods may effect device reliability.

OPERATING DC ELECTRICAL CHARACTERISTICS

 $V_{DD} = 5V \pm 10\%$. Over full operating temperature range.

SYMBOL	PARAMETER		OSE RADIAT DING 3×10 ⁵ I			OOSE ≤ 1 D (Si)	UNITS	CONDITION
		MIN	TYP	MAX	MIN	MAX		
V _{DD}	SUPPLY VOLTAGE	4.5	5 0	5.5	4.5	5.5	٧	
V _{IH1}	TTL Input High Voltage	2.0			2.0		V	
V _{IL1}	TTL Input Low Voltage			0.8		0.3	٧	
V _{OH1}	TTL Output High Voltage	2.4			2.4		٧	I _{OH} = -1 mA
V _{OL1}	TTL Output low Voltage			0.4		0.4	>	$I_{OL} = 12$ mA (CB or DB), $I_{OL} = 4$ mA(SEF or DEF)
I _{IL}	Input Low Ccurrent			± 10		100	uA	$V_{\rm DD} = 5.5, V_{\rm IN} = V_{\rm SS}$
l _{iH}	Input High Current	_		± 10		100	uA	$V_{DD} = 5.5$, $V_{IN} = V_{DD}$
I _{DD}	Power Supply Current			1		10	mA	V _{DD} = Max, S0 & S1 at 4.5V, All CB & DB pins grounded, DEF & SEF open



AC ELECTRICAL CHARACTERISTICS

 $V_{DD} = 5V \pm 10\%$. $C_{CL} = 50$ pF. Over full operating temperature range.

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	MAX	UNITS	CONDITIONS
t _{PLH} Propagation delay time, low-to-high-level output (note 3)	DB	СВ	-	58	ns	S0 = 0V, S1 = 0V (fig. 4)
t _{PHL} Propagation delay time, high-to-low-level output (note 3)	DB	СВ	-	58	ns	S0 = 0V, S1 = 0V (fig. 4)
t _{PLH} Propagation delay time, low-to-high-level output (note 4)	S1 ↑	DEF	-	29	ns	S0 = 3V (fig. 4)
t _{PLH} Propagation delay time, low-to-high-level output (note 4)	S1 ↑	SEF	-	29	ns	S0 = 3V (fig. 4)
t _{PZH} Output enable time to high level (note 5)	\$0↓	CB, DB	-	40	ns	\$1 = 3V (fig. 5)
t _{PZL} Output enable time to low level (note 5)	\$0↓	CB, DB	-	45	ns	S1 = 3V (fig. 4)
t _{PHZ} Output disable time from high level (note 6)	50↑	CB, DB	-	45	ns	S1 = 3V (fig. 5)
t _{PLZ} Output disable time from low level (note 6)	50↑	CB, DB	-	65	ns	S1 = 3V (fig. 4)
t _s Set-up time to S1↑	CB, DB	-	30	-	ns	-
t _h Hold time after \$1 ↑	CB, DB	-	15	-	ns	-

- 1. Input Pulse V_{SS} to 3.0 Volts.
- 2. Times Measurement Reference Level 1.5 Volts.
- 3. These parameters describe the time intervals taken to generate the check word during the memory write cycle.
- 4. These parameters describe the time intervals taken to flag errors during memory read cycle.
- 5. These parameters describe the time intervals taken to correct and output the data word and to generate and output the syndrome error code during the memory read cycle.
- 6. These parameters describe the time intervals taken to disable the CB & DB buses in preparation for a new data word during the memory read

Parameter Measurement Information




Figure 4. Output Load Circuit

Figure 5. Output Load Circuit




Radiation Hard 16-Bit Parallel Error Detection & Correction

PIN ASSIGNMENTS


28 Pin Ceramic DIL

DEF	1	28	V_{DD}
DB0	2	27	SEF
DB1	3	26	S 1
DB2	4	25	SO
DB3	5	24	CB0
DB4	6	23	CB1
DB5	7	22	CB2
DB6	8	21	CB3
DB7	9	20	CB4
DB8	10	19	CB5
DB9	11	18	DB15
DB10	12	17	DB14
DB11	13	16	DB13
V_{SS}	14	15	DB12


PACKAGE OUTLINE



Ref.	Min.	Nom.	Max.
Α	-	-	5.60 (0.220)
A_1	0.83 (0.015)		1.53 (0.060)
b	0.35 (0.014)	-	0.59 (0.023)
c	0.20 (0.008)	-	0.36 (0.014)
D	-	-	36.02 (1.418)
e	-	2.54(0.100) typ.	-
e_1	-	15.24(0.600) typ.	-
Н	4.71 (0.185)	-	5.38 (0.212)
$M_{\dot{E}}$	-	-	15.90 (0.626)
Z	-	-	1.27 (0.050)
w	-	-	1.53 (0.060)







- Marconi Electronic Devices quality levels conform to 2 Marconi's specifications for European Space MIL STD 883C class B/S, screening method 5004 and Quality Conformance Inspection method 5005 . This does not imply DESC certification, however MIL-M-38510 qualified product listing is being sought.
 - manufacturing flows, including their associated screening procedures, conform to ESA/SCC Generic Specification No.9000. A Process Identification Document, describing the manufacture of these devices, has been approved by the European Space Agency.

TOTAL DOSE RADIATION TESTING

For product procured to guaranteed total dose radiation levels, each wafer lot will be approved when all sample devices from each lot pass the total dose radiation test.

The sample devices will be subjected to the total dose radiation level (Cobalt-60 Source), defined by the ordering code, and must continue to meet the electrical parameters specified in the data sheet. Electrical tests, pre and post irradiation, will be read and recorded.

Marconi Electronic Devices can provide radiation testing compliant with MIL STD 883C remote sensing method 1019 notice 5.

RADIATION PERFORMANCE

Total Dose (Function to spec)	3x10 ⁵ Rad (Si)
Total Dose (Function to 1MRad (Si) spec)	1x10 ⁶ Rad (Si)
Transient Upset (stored data loss)	3x10 ¹⁰ Rad (Si) /s
Transient Upset (survivability)	>1x10 ¹² Rad (Si)/s
Neutron Hardness (Function to spec)	1x10 ¹⁵ neutrons/cm ²
Latch-up	Not possible

009052 🗸