	REVISIONS	·		
LTR	DESCRIPTION	DATE (YR-MO-DA)	APPROVED	
Α	Add case outline letter U. Add vendor CAGE number 60395 to drawing. Editorial changes throughout.	89-08-07	M. A. Frye	
В	Add device type 28 to drawing. Editorial changes throughout.	93-01-05	M. A. Frye	
С	Add software data protect to drawing. Updated boilerplate.	97-04-06	Raymond Monnir	

THE ORIGINAL FIRST PAGE OF THIS DRAWING HAS BEEN REPLACED.

REV																			
SHEET																			
REV	С	С	С	С	С	С	С	С	С	С	С	С	С						
SHEET	14	15	16	17	18	19	20	21	22	23	24	25	26						
	REV STATUS OF SHEETS			REV C C C		С	С	С	С	С	С	С	С	С	С				
OF SHEETS				SHE	ET		1	2	3	4	5	6	7	8	9	10	11	12	13
PMIC N/A				PRE	PREPARED BY James E. Jamison						DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000								
STAI MICRO DRA		CUIT		CHE	CHECKED BY Charles Reusing														
AVA FOR U	THIS DRAWING IS AVAILABLE FOR USE BY ALL			APP	APPROVED BY Michael A. Frye						RCUITS OM, MO					MOS 8	K x 8-		
DEPAI AND AGEN DEPARTMEN	ICIES	OF TH		DRAWING APPROVAL DATE 88-07-01 SIZE CAGE CODE 5962-87514					 7514										
44.55				REV	/ISION	LEVE	Ļ			A			67268	<u> </u>					
AMSC	N/A						С			SHE	ET	1	OF	26	6				

DESC FORM 193 JUL 94


<u>DISTRIBUTION STATEMENT A</u>. Approved for public release; distribution is unlimited.

= 9004708 0028474 229

5962-E172-97

1. SCOPE

- 1.1 <u>Scope</u>. This drawing describes device requirements for MIL-STD-883 compliant, non-JAN class level B microcircuits in accordance with MIL-PRF-38535, appendix A.
 - 1.2 Part or Identifying Number (PIN). The complete PIN shall be as shown in the following example:



1.2.1 Device type(s). The device type(s) shall identify the circuit function as follows:

Device type	Generic <u>number</u>	Circuit function	Access time	Write speed	Write mode	End of write indicator	<u>Endurance</u>
01 02 03 04 05 06 07 08 09 10 11 12 13 14 15 16 17 18 19 20 21 22 23		Circuit function (8K X 8 EEPROM)	350 ns 300 ns 250 ns 250 ns 250 ns 250 ns 350 ns 350 ns 250 ns 270 ns 350 ns 300 ns 250 ns 350 ns 350 ns	10 ms 10 ms 10 ms 10 ms 10 ms 10 ms 2 ms 2 ms 2 ms 2 ms 2 ms 2 ms 1	mode byte/page byte byte byte byte byte byte byte byt	DATA polling RDY/BUSY RDY/BUSY RDY/BUSY RDY/BUSY RDY/BUSY DATA polling	10,000 cycles
24 25 26 27 28			300 ns 250 ns 200 ns 250 ns 200 ns	10 ms 10 ms 10 ms 10 ms 200 µs	byte byte byte byte byte	RDY/ <u>BUSY</u> RDY/ <u>BUSY</u> RDY/ <u>BUSY</u> RDY/ <u>BUSY</u> RDY/BUSY	10,000 cycles 10,000 cycles 10,000 cycles 100,000 cycles 10,000 cycles

1.2.2 <u>Case outline(s)</u>. The case outline(s) shall be as designated in MIL-STD-1835 and as follows:

Outline letter	Descriptive designator	<u>Terminals</u>	Package style
U	See figure 1	32	"J" leaded cerquad package
X	GDIP1-T28 or CDIP2-T28	28	Dual-in-line
Y	CQCC1-N32	32	Rectangular leadless chip carrier
Z	CDFP4-F28	28	Flat pack

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87514
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216		REVISION LEVEL C	SHEET 2

DESC FORM 193A JUL 94

Supply voltage range (V_{CC})	65°C	to +150°C	
Lead temperature (soldering, 10 seconds)		°C //IL-STD-1835 / dc to +6.25 V dc	
Data retention		0 cycles/byte (minimum) 00 cycles/byte (minimum)
1.4 Recommended operating conditions. 1/			
Supply voltage range (V_{CC}) Case operating temperature range (T_C) Input voltage, low range (V_{IL}) Input voltage, high range (V_{IH}) Chip clear voltage range (V_{H})	55°C	to +125°C dc to +0.8 V dc	
2. APPLICABLE DOCUMENTS			
2.1 <u>Government specification, standards, and handbooks</u> . Th part of this drawing to the extent specified herein. Unless otherw the issue of the Department of Defense Index of Specifications a solicitation.	ise specified, the	issues of these documer	nts are those listed in
SPECIFICATION			
MILITARY			
MIL-PRF-38535 - Integrated Circuits Manufacturing, Ger	neral Specification	ı for.	
STANDARDS			
MILITARY			
MIL-STD-883 - Test Methods and Procedures for Mic MIL-STD-973 - Configuration Management. MIL-STD-1835 - Microcircuit Case Outlines.	roelectronics.		
HANDBOOKS			
MILITARY			
MIL-HDBK-103 - List of Standard Microcircuit Drawings MIL-HDBK-780 - Standard Microcircuit Drawings.	(SMD's).		
(Unless otherwise indicated, copies of the specification, stand Document Order Desk, 700 Robbins Avenue, Building 4D, Phila	ards, and handbo delphia, PA 1911	oks are available from the 1-5094.)	e Standardization
2.2 Order of precedence. In the event of a conflict between the of this drawing shall take precedence. Nothing in this document a specific exemption has been obtained.	he text of this draw , however, supers	wing and the references of sedes applicable laws and	cited herein, the text d regulations unless
 All voltages are referenced to V_{SS} (ground). Maximum junction temperature shall not be exceeded excepaccordance with method 5004 of MIL-STD-883. 	ot for allowable sh	ort duration burn-in scree	ening conditions in
STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87514
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216		REVISION LEVEL C	SHEET 3

1.3 Absolute maximum ratings. 1/

3. REQUIREMENTS

- 3.1 <u>Item requirements</u>. The individual item requirements shall be in accordance with MIL-PRF-38535, appendix A for non-JAN class level B devices and as specified herein. Product built to this drawing that is produced by a Qualified Manufacturer Listing (QML) certified and qualified manufacturer or a manufacturer who has been granted transitional certification to MIL-PRF-38535 may be processed as QML product in accordance with the manufacturers approved program plan and qualifying activity approval in accordance with MIL-PRF-38535. This QML flow as documented in the Quality Management (QM) plan may make modifications to the requirements herein. These modifications shall not affect form, fit, or function of the device. These modifications shall not affect the PIN as described herein. A "Q" or "QML" certification mark in accordance with MIL-PRF-38535 is required to identify when the QML flow option is used.
- 3.2 <u>Design, construction, and physical dimensions</u>. The design, construction, and physical dimensions shall be as specified in MIL-PRF-38535, appendix A and herein.
 - 3.2.1 Case outline(s). The case outline(s) shall be in accordance with 1.2.2 herein and figure 1.
 - 3.2.2 Terminal connections. The terminal connections shall be as specified on figure 2.
 - 3.2.3 Truth table for unprogrammed devices. The truth table for unprogrammed devices shall be as specified on figure 3.
- 3.2.3.1 <u>Programmed devices.</u> The truth table for programmed devices shall be as specified by an attached altered item drawing.
- 3.3 <u>Electrical performance characteristics</u>. Unless otherwise specified herein, the electrical performance characteristics are as specified in table I and shall apply over the full case operating temperature range.
- 3.4 <u>Electrical test requirements</u>. The electrical test requirements shall be the subgroups specified in table II. The electrical tests for each subgroup are described in table I.
- 3.5 <u>Marking</u>. Marking shall be in accordance with MIL-PRF-38535, appendix A. The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturer's PIN may also be marked as listed in MIL-HDBK-103 (see 6.6 herein). For packages where marking of the entire SMD PIN number is not feasible due to space limitations, the manufacturer has the option of not marking the "5962-" on the device.
- 3.6 <u>Certificate of compliance</u>. A certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-HDBK-103 (see 6.6 herein). The certificate of compliance submitted to DSCC-VA prior to listing as an approved source of supply shall affirm that the manufacturer's product meets the requirements of MIL-PRF-38535, appendix A and the requirements herein.
- 3.7 <u>Certificate of conformance</u>. A certificate of conformance as required in MIL-PRF-38535, appendix A shall be provided with each lot of microcircuits delivered to this drawing.
- 3.8 <u>Notification of change</u>. Notification of change to DSCC-VA shall be required in accordance with MIL-PRF-38535, appendix A.
- 3.9 <u>Verification and review</u>. DSCC, DSCC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.
- 3.10 <u>Processing EEPROMS</u>. All testing requirements and quality assurance provisions herein shall be satisfied by the manufacturer prior to delivery.
- 3.10.1 <u>Erasure of EEPROMS</u>. When specified, devices shall be erased in accordance with the procedures and characteristics specified in 4.4.1. Devices shall be shipped in the erased (logic "1's) and verified state unless otherwise specified.
- 3.10.2 <u>Programmability of EEPROMS</u>. When specified, devices shall be programmed to the specified pattern using the procedures and characteristics specified in 4.4.
- 3.10.3 <u>Verification of erasure or programmability of EEPROMS</u>. When specified, devices shall be verified as either programmed to the specified pattern or erased. As a minimum, verification shall consist of reading the device in accordance with the procedures and characteristics specified in 4.4.2. Any bit that does not verify to be in the proper state shall constitute a device failure, and shall be removed from the lot.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87514
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216		C	4

DESC FORM 193A JUL 94

■ 9004708 0028477 T38 **■**

Test	Symbol	Conditions 1/2/	Group A	Device	Limits		Unit
		-55°C ≤ T _C ≤+125°C V _{SS} = 0 V 4.5 V ≤ V _{CC} ≤ 5.5 V unless otherwise specified	subgroups	type	Min	Max	
Supply current (active)	^l cc	CE = OE = V _{IL} , WE = V _{IH} All I/O's = open	1,2,3	01-05, 23-27		60	mA
(dolive)	·	Inputs = V _{CC} = 5.5 V		06-12		80	
				13-22,28		45	
Supply current (TTL standby)	l _{CC1}	CE = V _{IH} , OE = V _{IL} All I/O's = open Inputs = X	1,2,3	All		3	mA
Supply current (CMOS standby)	I _{CC2}	CE = V _{CC} -0.3 V All I/O's = open	1,2,3	01-12, 23-27		250	μA
(Gines sianaby)		Inputs = V _{IL} to V _{CC} -0.3 V		13-22,28		150	
Input leakage (high)	l _{IH}	V _{IN} = 5.5 V	1,2,3	All	-10	10	μA
Input leakage (low)	IIL	V _{IN} = 0.1 V	1,2,3	All	-10	10	μА
Output leakage 3/ (high)	lohz	V _{OUT} = 5.5 V, CE = V _{IH}	1,2,3	All	-10	10	μA
Output leakage 3/ (low)	loLZ	V _{OUT} = 0.1 V, CE = V _{IH}	1,2,3	All	-10	10	μΑ
Input voltage	V _{IL}		1,2,3	All	-0.1	0.8	V
Input voltage	v _{iH}		1,2,3	All	2.0	V _{CC} +0.3	V
Output voltage low	V _{OL}	I _{OL} = 2.1 mA, V _{IH} = 2.0 V V _{CC} = 4.5 V, V _{IL} = 0.8 V	1,2,3	All		0.45	V
Output voltage high	V _{ОН}	I _{OH} = -400 μA, V _{IH} = 2.0 V V _{CC} = 4.5 V, V _{IL} = 0.8 V	1,2,3	All	2.4		V
See footnotes at end o	of table.				. —		
	STANDA		SIZE A			596	62-87514
		DRAWING		REVISION	I I FVFI	SHEE	

■ 9004708 0028478 974 **■**

		ABLE I. Electrical performance	characteristics -	- Continued				
Test	Symbol	Conditions $1/2/$ -55°C \leq T _C \leq +125°C V _{SS} = 0 V 4.5 V \leq V _{CC} \leq 5.5 V unless otherwise specified	Group A subgroups	Device type	Limits	5	Unit	
		v _{SS} = 0 v 4.5 v ≤ v _{CC} ≤ 5.5 v unless otherwise specified			Min	Max		
Input capacitance 4/ 5/	CI	V _I = 0 V, V _{CC} = 5.0 V T _A = +25°C, f = 1 MHz See 4.3.1c	4	All		10	pF	
Output capacitance <u>4</u> / <u>5</u> /	co	V _O = 0 V, V _{CC} = 5.0 V T _A = +25°C, f = 1 MHz See 4.3.1c	4	All		10	pF	
Functional tests		See 4.3.1d	7,8A,8B	All				
Read cycle time 6/	t _{AVAV}	See figure 4	9,10,11	01,06,13, 18,23	350		ns —	
				02,07,14, 19,24	300			
				03,05,08, 15,20,25, 27	250			
				04,09,16, 21,26,28	200			
				17,22,	150			
				10	120			
				11	90		_	
				12	70			
Address access time	t _{AVQV}		9,10,11	01,06,13, 18,23		350	ns —	
				02,07,14, 19,24		300		
				03,05,08, 15,20,25, 27		250		
				04,09,16, 21,26,28		200		
				17,22		150		
				10		120		
				11		90	_	
See footnotes at end o	f table.			12		70		
MICP	STANDA	RD DRAWING	SIZE A			5	962-87514	
DEFENSE SU		ITER COLUMBUS		REVISION LEVEL C			SHEET 6	

Test	Symbol	Conditions <u>1</u> / <u>2</u> / -55° C ≤ T _C ≤+125° C	Group A subgroups	Device type	Limits	.	Unit
		-55°C ≤ T _C ≤+125°C V _{SS} = 0 ∨ 4.5 ∨ ≤ V _{CC} ≤ 5.5 ∨ unless otherwise specified			Min	Max	
Chip enable access time	t _{ELQV}	See figure 4	9,10,11	01,06,13, 18,23		350	ns
				02,07,14, 19,24		300	
				03,05,08, 15,20,25, 27		250	
				04,09,16, 21,26,28		200	_
				17,22		150	_
				10		120	_
				11		90	
				12		70	
Output enable access time	^t OLQV		9,10,11	01-05, 13-22, 23-28		100	ns
				06-12.		50	
Chip enable to <u>5</u> / output in low Z	tELQX		9,10,11	All	10		ns
Chip disable to <u>5</u> / output in high Z	t _{EHQZ}		9,10,11	01-08, 13-15, 18-20, 23-27		80	ns
				09-12,16, 17,21,22, 28		55	
Output enable to <u>5</u> / output in low Z	toLQX		9,10,11	All	10		ns
See footnotes at end o	table.						
	STANDA		SIZE A				962-87514
MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS			1				

- 9004708 0028480 522 **-**

Test	Symbol	Conditions <u>1</u> / <u>2</u> / -55°C < To <+125°C	ns <u>1</u> / <u>2</u> / ≤+125°C Group A subgroups	Device type	Limits	5	Unit
		-55° C ≤ T_C ≤+125 $^{\circ}$ C V _{SS} = 0 V 4.5 V ≤ V _{CC} ≤ 5.5 V unless otherwise specified	oabgroups	Japa	Min	Max	
Output disable to output in high Z	^t OHQZ <u>5</u> /	See figure 4	9,10,11	01-08, 13-15, 18-20, 23-27		80	ns
				09-12,16, 17,21,22, 28		55	
Output hold from <u>6</u> / address change	tAVQX		9,10,11	All	0		ns
CE to power up <u>5</u> /	t _{pu}		9,10,11	All		250	ns
CE to power down <u>5</u> /	^t pd		9,10,11	All		50	ns
Write cycle time t _{WF}	tWHWL1	See figures 5 and 6	9,10,11	01-05, 23-27		10	ms
				06-12 13-22		1.0	
Address setup 6/ time	t _{AVEL}	See figures 5, 6, and 7	9,10,11	All	20	0.2	ns
Address hold 6/ time	t _{ELAX}		9,10,11	All	150		ns
Write setup time 6/	twlel telwl		9,10,11	All	0		ns
Write hold time 6/	twheh	-	9,10,11	All	0		ns
See footnotes at end of	table.		SIZE		-		
STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216			Α				5962-87514
				REVISION	LEVEL	s	HEET 8

■ 9004708 0028481 469 ■

Test	Symbol	Conditions <u>1/ 2/</u>	Group A subgroups	Device type	Limits	5	Unit
		-55°C ≤ T _C ≤+125°C V _{SS} = 0 ∨ 4.5 ∨ ≤ ∨ _{CC} ≤ 5.5 unless otherwise specified	V	ЗРО	Min	Max	C
OE setup time 6/	^t OHEL ^t OHWL	See figures 5, 6, or 7 as applicable	9,10,11	All	20		ns
OE hold time	twhoL		9,10,11	Aii	20		ns
WE pulse width 6/	t _{ELEH}		9,10,11	All	150		ns
Data setup time <u>6</u> /	t _{DVEH}		9,10,11	All	50		ns
Data hold time 6/	tEHDX tWHDX		9,10,11	All	10		ns
Byte load cycle	tEHEL2	See figures 5 or 6	9,10,11	All	0.2	2	μs
Last byte loaded 6/ to data polling	^t WHEL	See figure 5	9,10,11	06-12, 18-22		200	ns
CE setup time 6/	tELWL	See figure 5	9,10,11	All	1		μs
Output setup <u>6</u> / time	tovhwl	See figure 8	9,10,11	All	1		μs
CE hold time 6/	t _{EHWH}	See figure 6	9,10,11	All	1		μs
OE hold time 6/	twHOH	See figure 8, configuration A or B	9,10,11	All	1		μs
Erase time 6/	tohav	-	9,10,11	01-05, 23-27	200		ms
See footnotes at end o	of table.						
STANDARD MICROCIRCUIT DRAWING			SIZE A				5962-875
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216				REVISIO	N LEVEL C		SHEET 9

🚃 9004708 0028482 3T5 📟

	TABLE I. Electrical performance characteristics - Continued.						
Test	Symbol	Conditions <u>1</u> / <u>2</u> / -55° C ≤ T _C ≤+125° C	Group A subgroups	Device type	Limits		Unit
<u></u>		-55°C ≤ T _C ≤+125°C V _{SS} = 0 V 4.5 V ≤ V _{CC} ≤ 5.5 V unless otherwise specified			Min	Max	
Chip erase time <u>6</u> /	t _{WLWH2}	See figure 8, configuration A or B	9,10,11	01-05, 23-27	150		ns
	<u>6</u> /			06-22,28	10		ms
High voltage <u>6</u> /	v _H		9,10,11	All	12	13	V
Time to device busy	t _{EHRL}	See figures 6 and 7	9,10,11	13-17,28 23-27		50 100	_ ns
Write <u>cycle t</u> ime RDY/BUSY	^t ELRH ^t WLRH		9,10,11	13-17,28 23-27		1 10	_ ms
Maximum time to <u>6</u> / <u>valid da</u> ta after WE/CE low	^t WLDV ^t ELDV		9,10,11	13-22,28		1	µs

1/ DC and read mode.

Z/ Equivalent ac test conditions:

Device types: 01 through 09 and 13 through 28.

Output load: 1 TTL gate and C1 = 100 pF, Input rise and fall times \leq 10 ns.

Input pulse levels: 0.4 V and 2.4 V.

Timing measurements reference levels:

Inputs 1 V and 2 V.

Outputs 0.8 V and 2 V.

Device types: 10 through 12.

Output load: 1 TTL gate and C1 = 30 pF.

Input rise and fall times ≤ 5 ns. Input pulse levels: 0.4 V and 2.4 V.


Inputs 1 V and 2 V. Outputs 0.8 V and 2 V.

- 3/ Connect all address inputs and OE to VIH and measure IOLZ and IOHZ with the output under test connected to VOUT.
- 4/ All pins not being tested are to be open.
- 5/ Tested initially and after any design or process changes that affect that parameter, and therefore guaranteed to the limits specified in table I.
- 6/ Tested by application of specified timing signals and conditions, see footnote 2/.


STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87514
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216		C	10

DESC FORM 193A JUL 94

■ 9004708 0028483 231 **■**



9004708 0028484 178



9004708 0028485 004 **9**

Case outline U

Dimensions					
Ltr	Incl	nes	Millim	eters	
	Min	Max	Min	Max	
Α	.113	.137	2.87	3.48	
A ₁	.073	.103	1.85	2.62	
С	.006	.010	0.15	0.25	
СР	.000	.006	0.00	0.15	
D	.485	.495	12.32	12.57	
D ₁	.445	.465	11.30	11.81	
D ₂	.195	.215	4.95	5.46	
D ₃	.300	Ref	7.62	2 Ref	
E	.585	.595	14.86	15.11	
E ₁	.545	.565	13.84	14.35	
E ₂	.245	.265	6.22	6.73	
E ₃	.400	Ref	10.1	6 Ref	
N	32				

NOTES:

1. The be determined at seating plane | - C - |. Datums | - A - | and | - B - | are used as reference to indicate that the The be determined at seating plane | 30-1 | Datams | 2A-1 | and | 30-1 | are used as reference to maleste the package center is determined from the two datums.
 Dimensions D₁ and E₁ do not include glass protrusion. Glass protrusion to be .010 inch (0.25 mm) maximum.
 All dimensions and tolerances include lead trim offset and lead finish.

4. Backside solder relief is optional and dimensions are for reference only.

FIGURE 1. <u>Case outlines</u> - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87514
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216		C	13

DESC FORM 193A **JUL 94**

■ 9004708 0028486 T40 ■

Device types	01 through 28		
Case outlines	X and Z	U and Y	
Terminal number	Termina	al symbol	
1	NC (See note)	NC	
2	A ₁₂	NC (See note)	
3	A ₇	A ₁₂	
4	A ₆	A ₇	
5	A ₅	A ₆	
6	A ₄	A ₅	
7	A ₃	A ₄	
8	A ₂	A ₃	
9	A ₁	A ₂	
10	A ₀	A ₁	
11	I/O ₀	A ₀	
12	1/01	NC	
13	1/02	I/O ₀	
14	GND	1/01	
15	1/03	1/02	
16	1/04	GND	
17	1/0 ₅	NC	
18	1/O ₆	I/O ₃	
19	1/07	I/O ₄	
20	CE	1/0 ₅	
21	A ₁₀	1/O ₆	
22	ŌĒ	1/07	
23	A ₁₁	CE	
24	A ₉	A ₁₀	
25	A ₈	ŌĒ	
26	NC	NC	
27	₩Ē	A ₁₁	
28	v _{cc}	A ₉	
29		A ₈	
30		NC	
31		WE	
32		V _{CC}	

NOTE: For device types 13 through 17 and 23 through 28, this NC is replaced by RDY/BUSY.

FIGURE 2. <u>Terminal connections</u>.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87514
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216		REVISION LEVEL C	SHEET 14

DESC FORM 193A JUL 94


9004708 0028487 987

Mode	CE	ŌĒ	WE	1/0	Device types
Read	V _{IL}	V _{IL}	V_{IH}	D _{OUT}	All
Chip clear	V _{IL}	٧ _H	V _{IL}	×	All
Byte write	V _{IL}	V_{IH}	V _{IL}	Data in	All
Write inhibit	×	V _{IL}	Х	High Z/D _{OUT}	All
Write inhibit	х	х	V _{IH}	High Z/D _{OUT}	All
Standby	٧ _{IH}	Х	Х	High Z	All

FIGURE 3. <u>Truth table for unprogrammed devices</u>.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87514
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216		C	15

9004708 0028488 813 📟




- 1. V_{CC} shall be applied simultaneously or after \overline{WE} and removed simultaneously or before \overline{WE} . See footnote 2 of table I.

FIGURE 4. Read cycle timing.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87514
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216		C	16

DESC FORM 193A JUL 94

9004708 0028489 75T **III**




- 1. See footnote 2 of table I.
- 2. Program verify equivalent to the read mode.
- 3. Page load is 1 to 64 bytes of data for device types 01 through 05, 13 through 28, and 1 to 32 bytes for device types 06 through 12.
- 4. WE is noise protected. Less than 20 ns write pulse will not activate a write cycle.
- 5. WE and CE both must be active to initiate a write cycle; therefore, the sequence of WE or CE (e.g., for WE or CE controlled write) is verified interchangeable without duplicate testing.

FIGURE 5. Page write programming waveforms.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87514
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216		C	17

DESC FORM 193A JUL 94

9004708 0028490 471




- 1. See footnote 2 of table I.
- 2. Program verify equivalent to the read mode.
- 3. WE and CE both must be active to initiate a write cycle; therefore, the sequence of WE and CE (e.g., for WE or CE controlled write) is verified interchangeable without duplicate testing.

FIGURE 6. CEcontrolled byte write programming waveforms.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87514
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216		C	18

DESC FORM 193A JUL 94

9004708 0028491 308




- 1. See footnote 2 of table I.
- 2. Program verify equivalent to the read mode.
- 3. WE and CE both must be active to initiate a write cycle; therefore, the sequence of WE and CE (e.g., for WE or CE controlled write) is verified interchangeable without duplicate testing.

FIGURE 7. WEcontrolled byte write programming waveforms.


STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87514
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216		C	19

DESC FORM 193A JUL 94

9004708 0028492 244



9004708 0028493 180 📟




- 1. Set software data protection timings are referenced to WE or CE inputs, whichever is last to go low, and the WE or CE inputs, whichever is first to go high.
- 2. The command sequence must conform to the page write timing.
- 3. The command sequence and subsequent data must conform to the page write timing.

FIGURE 9. Set software data protect and software protected write algorithm (device types 01- 05 and 08 - 12).

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87514
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216		REVISION LEVEL C	SHEET 21

DESC FORM 193A JUL 94

■ 9004708 0028494 01? **■**



- Reset software data protection timings are referenced to WE or CE inputs, whichever is last to go low, and the WE or CE inputs, whichever is first to go high.
- 2. The command sequence must conform to the page write timing.

FIGURE 10. Reset software data protect_algorithm (device types 01- 05 and 08 - 12).

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87514
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216		C	22

DESC FORM 193A JUL 94

■ 9004708 0028495 T53 ■

- 3.12 <u>Endurance</u>. A reprogrammability test shall be completed as part of the vendor's reliability monitors. This reprogrammability test shall be done for initial characterization and after any design or process changes which may affect the reprogrammability of the device. The methods and procedures may be vendor specific, but shall guarantee the number of program/erase endurance cycles listed in section 1.3 herein over the full military temperature range. The vendor's procedure shall be kept under document control and shall be made available upon request of the acquiring or preparing activity, along with test data.
- 3.13 <u>Data retention</u>. A data retention stress test shall be completed as part of the vendor's reliability monitors. This test shall be done for initial characterization and after any design or process change which may affect data retention. The methods and procedures may be vendor specific, but shall guarantee the number of years listed in section 1.3 herein over the full military temperature range. The vendor's procedure shall be kept under document control and shall be made available upon request of the acquiring or preparing activity, along with test data.
 - 4. QUALITY ASSURANCE PROVISIONS
- 4.1 <u>Sampling and inspection</u>. Sampling and inspection procedures shall be in accordance with MIL-PRF-38535, appendix
- 4.2 <u>Screening</u>. Screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection. The following additional criteria shall apply:
 - a. Burn-in test, method 1015 of MIL-STD-883.
 - (1) Test condition D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015 of MIL-STD-883.
 - (2) $T_{\Delta} = +125^{\circ}C$, minimum.
 - (3) Devices shall be burned-in containing a checkerboard pattern or equivalent.
 - b. Interim and final electrical test parameters shall be as specified in table II herein, except interim electrical parameter tests prior to burn-in are optional at the discretion of the manufacturer.
- 4.3 Quality conformance inspection. Quality conformance inspection shall be in accordance with method 5005 of MIL-STD-883 including groups A, B, C, and D inspections. The following additional criteria shall apply.
 - 4.3.1 Group A inspection.
 - a. Tests shall be as specified in table II herein.
 - b. Subgroups 5 and 6 in table I, method 5005 of MIL-STD-883 shall be omitted.
 - c. Subgroup 4 (C₁ and C_O measurements) shall be measured only for the initial test and after process or design changes which may affect capacitance. Sample size is 15 devices with no failures, and all input and output terminals tested.
 - d. Subgroups 7 and 8 shall include verification of the truth table.
- 4.3.2 <u>Group C inspection</u>. The group C inspection end-point electrical parameters shall be as specified in table IIA herein. The following additional criteria shall apply.
 - a. End-point electrical parameters shall be as specified in table II herein.
 - b. Steady-state life test conditions, method 1005 of MIL-STD-883.
 - (1) Test condition D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005 of MIL-STD-883.
 - (2) $T_A = +125^{\circ}C$, minimum.
 - (3) Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87514
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216		REVISION LEVEL C	SHEET 23

TABLE II. Electrical test requirements.

MIL-STD-883 test requirements	Subgroups 1/2/ (per method 5005, table I)
Interim electrical parameters (method 5004)	1, 7, 9, or 2, 8 (hot), 10
Final electrical test parameters (method 5004)	1*, 2, 3, 7*, 8, 9, 10, 11 <u>3</u> /
Group A test requirements (method 5005)	1, 2, 3, 4**, 7, 8, 9, 10, 11 <u>4</u> / <u>5</u> /
Groups C and D end-point electrical parameters (method 5005)	1, 2, 3, 7, 8, 9, 10, 11

- Any or all subgroups may be combined when using multifunction testers.
- For all electrical tests, the device shall be programmed to the data pattern specified.

- (*) Indicates PDA applies to subgroups 1 and 7. Subgroups 7 and 8 shall consist of writing and reading the data pattern specified in accordance with the limits of table I subgroups 9, 10, and 11.
- (**) Indicates that subgroup 4 will only be performed during initial qualification and after design or process changes (see 4.3.1c).
- 4.3.3 Group D inspection. The group D inspection end-point electrical parameters shall be as specified in table IIA herein.
- 4.4 Programming procedure. The following procedure shall be followed when programming (Write) is performed. The waveforms and timing relationships shown on figure 5 (per appropriate device type) and the conditions specified in table I shall be adhered to. Information is introduced by selectively programming a TTL low or TTL high on each I/O of the address desired. Functionality shall be verified at all temperatures (group A, subgroups 7 and 8) by programming all bytes of each device and verifying the pattern used.
- 4.4.1 Erasing procedure. There are two forms of erasure, chip and byte, whereby all bits or the address selected will be erased to a TTL high.
 - a. Chip erase is performed in accordance with the waveforms and timing relationships shown on figure 8 (in accordance with appropriate device type) and the conditions specified in table I.
 - Byte erase is performed in accordance with the waveforms and timing relationships shown on figure 5 (in accordance with appropriate device type) and the conditions specified in table I.
- 4.4.2 Read mode operation. The waveforms and timing relationships shown on figure 4 and the conditions specified in table I shall be applied when reading the device. Pattern verification utilizes the read mode.
- 4.4.3 RDY/BUSY. While the write operation is in progress, the RDY/BUSY output is at a TTL low. An internal timer times out the required byte write time and at the end of this time, the device signals the RDY/BUSY pin to a TTL high. The RDY/BUSY pin is an open drain output and a typical 3 k Ω pull-up resistor to V_{CC} is required. The pull-up resistor value is dependent on the number of OR-tied RDY/BUSY pins (applies to device types 13 through 17 and 23 through 28).
- 4.4.4 Set software data protection. Device types 01-05 and 08-12 software data protection offers a method of preventing inadvertent writes. These devices are placed in protected state by writing a series of instructions (see figure 9) to the device. Once protected, writing to the device may only be performed by executing the same sequence of instructions appended with either a byte write operation or page write operation. The waveforms and timing relationships shown on figures 4 - 8 and the test conditions and limits specified in table I shall apply.
- 4.4.4.1 Reset software data protection. Device types 01-05 and 08-12 protection feature is reset by writing a series of instructions (see figure 10) to the device. The waveforms and timing relationships shown on figures 4 8 and the test conditions and limits specified in table I shall apply.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87514
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216		REVISION LEVEL C	SHEET 24

9004708 0028497 826

- 5. PACKAGING
- 5.1 Packaging requirements. The requirements for packaging shall be in accordance with MIL-PRF-38535, appendix A.
- 6. NOTES
- 6.1 <u>Intended use.</u> Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes.
- 6.2 <u>Replaceability.</u> Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.
- 6.3 <u>Configuration control of SMD's</u>. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished in accordance with MIL-STD-973 using DD Form 1692, Engineering Change Proposal.
- 6.4 <u>Record of users</u>. Military and industrial users shall inform Defense Supply Center Columbus when a system application requires configuration control and the applicable SMD. DSCC will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronics devices (FSC 5962) should contact DSCC-VA, telephone (614) 692-0525.
- 6.5 <u>Comments</u>. Comments on this drawing should be directed to DSCC-VA, Columbus, Ohio 43216-5000, or telephone (614) 692-0674.
- 6.6 <u>Approved sources of supply</u>. Approved sources of supply are listed in MIL-HDBK-103. The vendors listed in MIL-HDBK-103 have agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to and accepted by DSCC-VA.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216	SIZE A		5962-87514
		REVISION LEVEL C	SHEET 25

9004708 0028498 762

STANDARDIZED MILITARY DRAWING SOURCE APPROVAL BULLETIN

DATE: 97-04-06

Approved sources of supply for SMD 5962-87514 are listed below for immediate acquisition only and shall be added to MIL-HDBK-103 and QML-38535 during the next revision. MIL-HDBK-103 and QML-38535 will be revised to include the addition or deletion of sources. The vendors listed below have agreed to this drawing and a certificate of compliance has been submitted to and accepted by DSCC-VAS. This bulletin is superseded by the next dated revision of MIL-HDBK-103 and QML-38535.

Standardized	Vendor	Vendor
military drawing	CAGE	similar
PIN <u>1</u> /	number	PIN <u>3</u> /
5962-8751401XA	60395	X28C64DMB-35
5962-8751401YA	60395	X28C64EMB-35
5962-8751401ZC	60395	X28C64FMB-35
5962-8751402XA	60395	X28C64DMB-30
5962-8751402YA	60395	X28C64EMB-30
5962-8751402ZC	60395	X28C64FMB-30
5962-8751403XA	60395	X28C64DMB-25
5962-8751403YA	60395	X28C64EMB-25
5962-8751403ZC	60395	X28C64FMB-25
5962-8751404XA	60395	X28C64DMB-20
5962-8751404YA	60395	X28C64EMB-20
5962-8751404ZC	60395	X28C64FMB-20
5962-8751405XA	60395	X28C64DMB-25
5962-8751405YA	60395	X28C64EMB-25
5962-8751405ZC	60395	X28C64FMB-25
5962-8751406XA	<u>2</u> /	AT28PC64-35DM/883
5962-8751406UA	<u>2</u> /	AT28PC64-35KM/883
5962-8751406YA	<u>2</u> /	AT28PC64-35LM/883
5962-8751407XA	<u>2</u> /	AT28PC64-30DM/883
5962-8751407UA	<u>2</u> /	AT28PC64-30KM/883
5962-8751407YA	<u>2</u> /	AT28PC64-30LM/883
5962-8751408XA	1FN41	AT28C64B-25DM/883
5962-8751408UA	<u>2</u> /	AT28PC64-25KM/883
5962-8751408YA	<u>2</u> /	AT28PC64-25LM/883
5962-8751409XA	1FN41	AT28C64B-20DM/883
5962-8751409UA	<u>2</u> /	AT28PC64-20KM/883
5962-8751409YA	<u>2</u> /	AT28PC64-20LM/883
5962-8751410XA	1FN41	AT28HC64B-12DM/883
5962-8751410UA	<u>2</u> /	AT28HC64L-12KM/883
5962-8751410YA	<u>2</u> /	AT28HC64L-12LM/883
5962-8751411XA	1FN41	AT28HC64B-90DM/883
5962-8751411UA	2/	AT28HC64L-90KM/883
5962-8751411YA	<u>2</u> /	AT28HC64L-90LM/883
5962-8751412XA	1FN41	AT28HC64B-70DM/883
5962-8751412UA	<u>2</u> /	AT28HC64L-70KM/883
5962-8751412YA	<u>2</u> /	AT28HC64L-70LM/883
5962-8751413XA	1FN41	AT28C64-35DM/883
5962-8751413UA	<u>2</u> /	AT28C64-35KM/883
5962-8751413YA	1FN41	AT28C64-35LM/883
5962-8751413ZA	1FN41	AT28C64-35FM/883
5962-8751414XA	1FN41	AT28C64-30DM/883

See footnote at end of table.

1

Military drawing	Vendor	Vendor
part number 1/	CAGE	similar part
part number <u>n</u>	number	number 3/
5962-8751414UA	2/	AT28C64-30KM/883
5962-8751414YA	1FN41	AT28C64-30LM/883
5962-8751415XA	1FN41	AT28C64-25DM/883
5962-8751415VA	2/	AT28C64-25KM/883
	_	AT28C64-25LM/883
5962-8751415YA	1FN41	
5962-8751415ZA	1FN41	AT28C64-25FM/883
5962-8751416XA	1FN41	AT28C64-20DM/883
5962-8751416UA	<u>2</u> /	AT28C64-20KM/883
5962-8751416YA	1FN41	AT28C64-20LM/883
5962-8751417XA	1FN41	AT28C64-15DM/883
5962-8751417UA	<u>2</u> /	AT28C64-15KM/883
5962-8751417YA	1FN41	AT28C64-15LM/883
5962-8751418XA	1FN41	AT28C64X-35DM/883
5962-8751418UA	<u>2</u> /	AT28C64X-35KM/883
5962-8751418YA	1FN41	AT28C64X-35LM/883
5962-8751419XA	1FN41	AT28C64X-30DM/883
5962-8751419UA	<u>2</u> /	AT28C64X-30KM/883
5962-8751419YA	1FN41	AT28C64X-30LM/883
5962-8751420XA	1FN41	AT28C64X-25DM/883
5962-8751420UA	2/	AT28C64X-25KM/883
5962-8751420YA	1FN41	AT28C64X-25LM/883
5962-8751420ZA	1FN41	AT28C64X-25FM/883
5962-8751421XA	1FN41	AT28C64X-20DM/883
5962-8751421UA	2/	AT28C64X-20KM/883
5962-8751421YA	1FN41	AT28C64X-20LM/883
5962-8751422XA	1FN41	AT28C64X-15DM/883
5962-8751422UA	2/	AT28C64X-15KM/883
5962-8751422YA	1FN41	AT28C64X-15LM/883
5962-8751423XA	2/	DM28C65-350/B
5962-8751423YA	2/	LM28C65-350/B
5962-8751423TA	2/	FM28C65-350/B
5962-8751424XA	2/	DM28C65-300/B
		LM28C65-300/B
5962-8751424YA 5962-8751424ZA	<u>2</u> / 2/	FM28C65-300/B
5962-8751425XA	<u>2</u> /	DM28C65-250/B
5962-8751425YA	2/	LM28C65-250/B
5962-8751425ZA	<u>2</u> /	FM28C65-250/B
5962-8751426XA	<u>2</u> /	DM28C65-200/B
5962-8751426YA	<u>2</u> /	LM28C65-200/B
5962-8751426ZA	<u>2</u> /	FM28C65-200/B
5962-8751427XA	<u>2</u> /	DM55C65-250/B
5962-8751427YA	<u>2</u> /	LM55C65-250/B
5962-8751427ZA	<u>2</u> /	FM55C65-250/B
5962-8751428XA	1FN41	AT28C64F-20DM/883
5962-8751428YA	1FN41	AT28C64F-20LM/883

- 1/ The lead finish shown for each PIN representing a hermetic package is the most readily available from the manufacturer listed for that part. The device manufacturers listed herein are authorized to supply alternate lead finishes "A", "B", or "C" at their discretion. Contact the listed approved source of supply for further information.
- 2/ Not available from an approved source.
- 3/ Caution. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.

2

Vendor CAGEnumber_	Vendor name <u>and address</u>
1FN41	ATMEL Corporation 2325 Orchard Parkway San Jose, CA 95131
60395	XICOR, Incorporated 851 Buckeye Court Milpitas, CA 95035

The information contained herein is disseminated for convenience only and the Government assumes no liability whatsoever for any inaccuracies in this information bulletin.