
A A	Add pa Change	ramet draw	er I	LIR	to E cc	tab	le I	CRIP i.	Remo	ve	venc	lor (	CAG	E 34 ugho	335 ut.	•					<b>DA)</b>	A		Sy.	
А	Add pa Change	ramet draw	er I	LIR	to E cc	tab	le I	i. lito	Remo	ove I ch	vend ange	lor (	cAG	E 34	335 ut.	•		19	89 1	MAR	01	M		Ly.	_
I																						l			
CUR	REN	IT C	A(	GE	C	OE	E	67	26	8							-								
REV									L																
HEET																								L	I
REV		14	_	4				_	<u> </u>	_	<u> </u>					<u> </u>								_	╀
HEET		RE\		-					-	<u> </u>	<b> </b>	_	_		ļ	_	_				ļ			ļ	╀
EV STAT OF SHEE		SHE		$\dashv$	A 1	A 2	<u>А</u>	A 4	А 5	A 6	A 7	<u>А</u> 8	A	A 10	A	12	A	A	A 15		$\vdash$	$\vdash$		╀	十
MIC N/A	I	SFIE	E I			PARE			[ <sup>3</sup> _		<u>'</u>	8				NSE	ELEC	TRO	NICS			CEN	TER	<u> </u>	Ļ
STANDARDIZED CHECKEDORY MILITARY MONNING MICH				MICR INTE	OC I I	RCUI	T, D	IGI	ΓAL,	NM	OS,	PROG	GRAM SIL	MABI ICOI	LE N										
THIS DRAWING IS AVAILABLE 'R USE BY ALL DEPARTMENTS' AND AGENCIES OF THE			IENTS E	*		WING 0 M/					Z		$\dagger$	SIZE A	T		49			Ţ	 59	62-	-87	751	<u> </u>
R USE B'	GENCIES	DEPARTMENT OF DEFENSE  AMSC N/A			REV	ISION	LEV	EL.	Α				Outer 4 Or					15							

DISTRIBUTION STATEMENT A. Approved for public release; distribution is unlimited.



# U. S. GOVERNMENT PRINTING OFFICE: 1988-550-5

## 2. APPLICABLE DOCUMENTS

2.1 Government specification and standard. Unless otherwise specified, the following specification and standard, of the issue listed in that issue of the Department of Defense Index of Specifications and Standards specified in the solicitation, form a part of this drawing to the extent specified herein.

**SPECIFICATION** 

**MILITARY** 

MIL-M-38510

Microcircuits, General Specification for.

STANDARD

MILITARY

MIL-STD-883

- Test Methods and Procedures for Microelectronics.

(Copies of the specification and standard required by manufacturers in connection with specific acquisition functions should be obtained from the contracting activity or as directed by the contracting activity.)

- 2.2 Order of precedence. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing shall take precedence.
  - 3. REQUIREMENTS
- 3.1 Item requirements. The individual item requirements shall be in accordance with 1.2.1 of MIL-STD-883, "Provisions for the use of MIL-STD-883 in conjunction with compliant non-JAN devices" and as specified herein.
- 3.2 Design, construction, and physical dimensions. The design, construction, and physical dimensions shall be as specified in MIL-M-38510 and herein.
  - 3.2.1 <u>Terminal connections</u>. The terminal connections shall be as specified on figure 1.
  - 3.2.2 Logic diagram. The logic diagram shall be as specified on figure 2.
  - 3.2.3 Case outlines. The case outlines shall be in accordance with 1.2.2 herein.
- 3.3 <u>Electrical performance characteristics</u>. Unless otherwise specified, the electrical performance characteristics are as specified in table I and apply over the full case operating temperature range.
- 3.4 Marking. Marking shall be in accordance with MIL-STD-883 (see 3.1 herein). The part shall be marked with the part number listed in 1.2 herein. In addition, the manufacturer's part number may also be marked as listed in 6.5 herein.
- 3.5 Certificate of compliance. A certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in 6.5. The certificate of compliance submitted to DESC-ECS prior to listing as an approved source of supply shall state that the manufacturer's product meets the requirements of MIL-STD-883 (see 3.1 herein) and the requirements herein.

STANDARDIZED
MILITARY DRAWING
DEFENSE ELECTRONICS SUPPLY CENTER
DAYTON, OHIO 45444

SIZE
A
5962-87518

REVISION LEVEL
A
SHEET
3

DESC FORM 193A SEP 87

	TAB	LE I. Electrical pe	erformance characte	eristics.			
Test	Symbol	Condi	tions	Group A	Lfi	Unit	
		-55°C < T <sub>C</sub> unless otherw	<pre>&lt; +125 C ISe specified</pre>	subgroups	Min	Max	<u> </u>
Input low voltage	VIL	V <sub>CC</sub> = 5 V ±10%		1, 2, 3	 	.8 1/	i v I
Input high voltage	ν <sub>IH</sub>	V <sub>CC</sub> = 5 V ±10%		1, 2, 3	   2.3 		V 1
Low level output voltage	v <sub>OL</sub>	VCC = 5 V ±10% I IOL = 2.2 mA		1, 2, 3	     	.45	! <b>V</b> !
High level output voltage	V <sub>ОН</sub>	VCC = 5 V ±10% I IOH = -400 μA		1, 2, 3	2.4   	     	Y 1
Interrupt high level output	YOH (YNT)	V <sub>CC</sub> = 4.5 V	I <sub>OH</sub> = -100 μA	1, 2, 3	3.5		٧
vol tage		 	   I <sub>OH</sub> = -400 μA 		2.4	   	V
Input load current	ILI	V <sub>CC</sub> = 5.5 V   V <sub>IN</sub> = 0 V to 5.5 V		1, 2, 3	-10   <u>2/</u>	+10	   μ <b>A</b> 
Input load current IRO - IR7	ILIR	V <sub>CC</sub> = 5.5 V V <sub>IN</sub> = 0 V to 5.5 V		1, 2, 3	-300   <u>2/</u>	+10	μA
Output leakage current	ILOL	V <sub>CC</sub> = 5.5 V, V <sub>OUT</sub>	= 0.45 to 4.5 V	1, 2, 3	2/   -T0	+10	μА
	ILOH	V <sub>OUT</sub> = V <sub>CC</sub> , V <sub>CC</sub> =	5.5 V	1, 2, 3		+10	   μ <b>Α</b>
YCC supply current	ICC	V <sub>CC</sub> = 5.5 V   Outputs loaded st	atic <u>3</u> /	1, 2, 3		125	mA   
Input capacitance	CIN		+ 25°C	4		10	pF
I/O capacitance	c <sub>1/0</sub>	T <sub>C</sub> = +25°C   See 4.3.1d		4		20 	pF
Functional tests		See 4.3.1c		7, 8	   		1
See footnotes at en	d of table	· .					
STANDA		I A			962-875	518	
MILITARY DEFENSE ELECTRO		LY CENTER	REVISION	LEVEL A	SHE	ET 4	

☆ U. S. GOVERNMENT PRINTING OFFICE: 1968-550-547

	TABLE I.	Electrical	oerformano	e characte	eristic	s - Continue	ed.		
Test	Symbol	 	Condition C < T <sub>C</sub> <	ns +125°C specified	i	l Group A subgroups	L Min	imits Max	Unit
AO/CS setup to RD/INTA falling	t <sub>AHRL</sub>	   See figure			4/	9,10,11	0		ns
AO/CS hold after RD/INTA rising	t <sub>RHAX</sub>				ĺ	9,10,11	0		ns
RD pulse width	t <sub>RLRH</sub>	)   			İ	9,10,11	235	<del> </del>	ns
AO/CS setup to WR falling	   tahwl 	 			1	9,10,11	0	1	ns
AO/CS hold after WR rising	twhax				     	9,10,11	0		ns
WR pulse width	t <sub>WLWH</sub>				 	9,10,11	   290	<del> </del>	ns
Data setup to WR rising	t <sub>DVWH</sub>	•			   	9,10,11	240		ns
Data hold after WR rising	t <sub>WHDX</sub>				     	9,10,11	0		ns
Interrupt request width (low) 5/	t <sub>JLJH</sub>				j   	9,10,11	100		ns
Cascade setup to second or third INTA falling (slave only)	<sup>t</sup> CVIAL				         	9,10,11	   55   	1	ns
End of RD to next command	t <sub>RHRL</sub>				1 . !	9,10,11	300	<u> </u>	ns
ee footnotes at end	of table.				<u> </u>				
STANDA		10	SIZE <b>A</b>	,		50	962-875	18	
MILITARY DEFENSE ELECTRO DAYTON,				REV	/ISION LE		SHE		

 $\pm$  U. S. GOVERNMENT PRINTING OFFICE: 1988—550-547

Electrical performance characteristics - Continued. Unit Test Symbol 1 Conditions Group A Limits -55°C < T<sub>C</sub> < +125°C unless otherwise specified subgroups Min Max End of WR to See figure 3 4/ 9,10,11 ns twhrl. next command Data valid from RD/INTA falling 200 9,10,11 ns t<sub>RLDV</sub> Data float after RD/INTA rising 10 2/ 9,10,11 100 ns tRHDZ Interrupt output 9,10,11 350 ns IJНІН delay 6/ Cascade valid from tIALCV 9,10,11 565 ns first INTA falling (master only) 6/ Enable active 6/ from RD falling or INTA falling 9,10,11 125 <sup>t</sup>RLEL ns Enable inactive from RD rising 150 9,10,11 ns <sup>t</sup>RHEH or INTA rising 9,10,11 200 Data valid from ns **t**AHDV stable address Cascade valid to valid data 6/ 9,10,11 300 ns **tcvdv** See footnotes on next page. SIZE **STANDARDIZED** A 5962-87518 **MILITARY DRAWING REVISION LEVEL** DEFENSE ELECTRONICS SUPPLY CENTER SHEET DAYTON, OHIO 45444

DESC FORM 193A SEP 87

**☆** U. S. GOVERNMENT PRINTING OFFICE: 1988--550-547

Due to test equipment limitations, actual tested values may differ from those specified but specific limits are guaranteed.

Guaranteed if not tested to the limits specified.

- ICC is measured in a static condition with outputs in a worst case state having standard  $I_{OL}/I_{OH}$  loads applied.
- Test conditions:  $V_{CC}=5$  V  $\pm 10\%$  (see figure 4),  $V_{IL}=0.45$  V,  $V_{OL}=0.8$  V,  $I_{OL}=2.2$  mA,  $V_{IH}=2.4$  V,  $V_{OH}=2.0$  V,  $I_{OH}=-400$   $\mu$ A. This is the low time required to clear the input latch in the edge triggered mode.


- Test conditions: Capacitance of data bus: Maximum test = 100 pF, minimum test = 15 pF, CINT = 100 pF, CENABLE = 15 pF (see figure 5).
- 3.6 Certificate of conformance. A certificate of conformance as required in MIL-STD-883 (see 3.1 herein) shall be provided with each lot of microcircuits delivered to this drawing.
- 3.7 Notification of change. Notification of change to DESC-ECS shall be required in accordance with MIL-STD-883 (see 3.1 herein).
- 3.8 Verification and review. DESC, DESC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.
  - 4. QUALITY ASSURANCE PROVISIONS
- 4.1 Sampling and inspection. Sampling and inspection procedures shall be in accordance with section 4 of MIL-M-38510 to the extent specified in MIL-STD-883 (see 3.1 herein).
- 4.2 <u>Screening</u>. Screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection. The following additional criteria shall apply:
  - a. Burn-in test, method 1015 of MIL-STD-883.
    - Test condition C or D using the circuit submitted with the certificate of compliance (see 3.5 herein).
    - (2)  $T_A = +125^{\circ}C$ , minimum.
  - b. Interim and final electrical test parameters shall be as specified in table II herein, except interim electrical parameter tests prior to burn-in are optional at the discretion of the manufacturer.
- 4.3 Quality conformance inspection. Quality conformance inspection shall be in accordance with method 5005 of MIL-SID-883 including groups A, B, C, and D inspections. The following additional criteria shall apply.
  - 4.3.1 Group A inspection.
    - a. Tests shall be as specified in table II herein.
    - b. Subgroups 5 and 6 in table I, method 5005 of MIL-STD-883 shall be omitted.
    - c. Subgroups 7 and 8 testing shall be sufficient to verify the functional operation of the device.
    - d. Subgroup 4 ( $c_{\rm IN}$  and  $c_{\rm I/O}$  measurements) shall be measured initially and after process or design changes which may affect input or output capacitance. A minimum sample size of five devices with zero rejects shall be required.


STANDARDIZED MILITARY DRAWING	SIZE A	A 5062 075				3	
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444			REVISION LEVEL	. A	SHEET 7		

DESC FORM 193A


SEP 87


**★ U. S. GOVERNMENT PRINTING OFFICE: 1988--550-547** 






**☆ U. S. GOVERNMENT PRINTING OFFICE: 1988**—550-547







## 4.3.2 Groups C and D inspections.

- a. End-point electrical parameters shall be as specified in table II herein.
- b. Steady-state life test conditions, method 1005 of MIL-STD-883.
  - Test condition C or D using the circuit submitted with the certificate of compliance (see 3.5 herein).
  - (2)  $T_A = +125^{\circ}C$ , minimum.
  - (3) Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.

TABLE II. Electrical test requirements.

     MIL-STD-883 test requirements 	Subgroups (per method   5005, table I)
  Initial electrical parameters   (method 5004)	
  Final electrical test parameters   (method 5004) 	1*, 2, 3, 7, 8, 9, 10, 11
  Group A test requirements   (method 5005)	1, 2, 3, 4, 7, 8, 9, 10, 11
Groups C and D end-point   electrical parameters   (method 5005)	2, 8A, 10

<sup>\*</sup> PDA applies to subgroup 1.

## 5. PACKAGING

5.1 Packaging requirements. The requirements for packaging shall be in accordance with MIL-M-38510.

## 6. NOTES

- 6.1 Intended use. Microcircuits conforming to this drawing are intended for use when military specifications do not exist and qualified military devices that will perform the required function are not available for OEM application. When a military specification exists and the product covered by this drawing has been qualified for listing on QPL-38510, the device specified herein will be inactivated and will not be used for new design. The QPL-38510 product shall be the preferred item for all applications.
- 6.2 Replaceability. Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.

STANDARDIZED MILITARY DRAWING	SIZE A		5962	2-87518
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	- A	SHEET 13

DESC FORM 193A SEP 87

6.3 Pin descript	ion.
------------------	------

Pin no.	Name	1/0	Description
28	Vcc		Power: +5 V supply.
14	GND		Ground.
1	टड	I	Chip select: A low on this pin enables RD and WR communication between the CPU and the device. INTA functions are independent of CS.
2	WR	I	Write: A low on this pin when CS is low enables the device to accept command words from the CPU.
3	RD I	I	Read: A low on this pin when $\overline{\text{CS}}$ is low enables the device to release status onto the data bus for the CPU.
4-11	D <sub>7</sub> -D <sub>0</sub>	1/0	Bidirectional data bus: Control status and interrupt-vector information are transferred via the bus.
12,13,15	CAS O-CAS 2	1/0	Cascade lines: The CAS lines form a private device bus to control a multiple device structure. These pins are outputs for a master device and inputs for a slave device.
16	SP/EN	1/0	Slave program/enable buffer. This is a dual function pin. When in the buffered mode, it can be used as an output to control buffer transceivers (EN). When not in the buffered mode, it is used as an input to designate as a master (SP = 1) or slave (SP = 0).
17	INT	0	Interrupt: This pin goes high whenever a valid interrupt request is asserted. It is used to interrupt the CPU, thus it is connected to the CPU's interrupt pin.
18-25	IRO-IR7	I I	Interrupt requests: Asynchronous inputs. An interrupt request is executed by raising an IR input (low to high), and holding it high until it is acknowledged (edge triggered mode), or just by a high level on an IR input (level triggered mode).

STANDARDIZED
MILITARY DRAWING
DEFENSE ELECTRONICS SUPPLY CENTER
DAYTON, OHIO 45444

SIZE
A
5962-87518

REVISION LEVEL
A
14

DESC FORM 193A SEP 87

 $\pm$  U. 8. GOVERNMENT PRINTING OFFICE: 1966—550-547

Pin no.	Name	1/0	Description
26	INTA	I	Interrupt acknowledge: This pin is used to enable device interrupt-vector data onto the data bus by a sequence of interrupt acknowledge pulses issued by the CPU.
27	A <sub>0</sub>	I	$A_0$ address line: This pin acts in conjunction with the $\overline{\text{CS}}$ , $\overline{\text{WR}}$ , and $\overline{\text{RD}}$ pins. It is used by the device to decipher various command words the CPU writes and status the CPU wishes to read. It is typically connected to the CPU $A_0$ address line ( $A_1$ for iAPX 86, 88).

6.4 Comments. Comments on this drawing should be directed to DESC-ECS, Dayton, Ohio 45444, or telephone 513-296-5375.

6.5 Approved source of supply. An approved source of supply is listed herein. Additional sources will be added as they become available. The vendor listed herein has agreed to this drawing and a certificate of compliance (see 3.5 herein) has been submitted to DESC-ECS.

   Military drawing   part number	Vendor     CAGE     number	Vendor similar part number <u>1</u> /
5962-8751801XX	34649	MD8259A/B
5962-87518013X	34649	MR8259A/B

1/ Caution. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.

Vendor CAGE number Vendor name and address

34649

Intel Corporation 5000 W Williams Field Road Chandler, AZ 85224

STANDARDIZED
MILITARY DRAWING
DEFENSE ELECTRONICS SUPPLY CENTER
DAYTON, OHIO 45444

SIZE 5962-87518

REVISION LEVEL SHEET
A 15

DESC FORM 193A SEP 87

# U. S. GOVERNMENT PRINTING OFFICE: 1968-550-547