
								I	REVISION	ONS										
LTR					ı	DESCF	RIPTIO	٧					DA	ATE (YF	R-MO-E	DA)	APPROVED			
A	-V _{C(} tests Page spec	Changes in table I: Page 4, input offset voltage should rearby $-V_{CC} = -32.5 \text{ V}$. Page 5, gain error, reference subgroups tests. Temperature limits $+V_{CC} = 32.5 \text{ V}$ should be .06 in Page 6, changes acquisition parameters. Page 10, add respecification part number. Inactivate drawing for new desentional changes throughout.				oups 4, 16 instea dd repla	5, 6, as ad of .0 acemer	s separa 2.	ate	88-05-11		M. A. FRYE								
В	Char	Changes in accordance with N.O.R. 5962-R313-92.											92-1	0-08			M. A.	FRYE		
С	Add generic part number 5537 as device type 02. Add ver Add case outline letter P. Make changes to 1.2.1, 1.2.2, 1. FIGURE 1. Redrawn.									94-0)4-19			M. A.	FRYE					
D	chan		1.2.2, 1						utline le			in		01-0	95-25			R. M	NINNC	
THE ORIGINA	AL FIRST	SHEE	T OF T	THIS DI	RAWIN	G HAS	BEEN	REPL/	ACED.											
THE ORIGINA REV SHEET REV	AL FIRST	SHEE	T OF T	THIS DI	RAWIN	G HAS	BEEN	REPL	ACED.											
REV SHEET REV SHEET	D 15		T OF T	THIS DI	RAWIN	G HAS	BEEN	REPL/	ACED.											
REV SHEET REV SHEET REV STATUS	D 15	D	T OF T	RE\	/	G HAS	D	D	D	D	D	D	D	D	D	D	D	D	D	D
REV SHEET REV SHEET	D 15	D	T OF T	RE\ SHE	/	DBY	D 1			D 4	5	6	7	8	9	10	11	12	13	D 14
REV SHEET REV SHEET REV STATUS OF SHEETS PMIC N/A	D 15	D 16	T OF T	RE\ SHE PRE MA	/ EET	D BY B. KELL	D 1	D	D		5	6 EFEN	7 SE SI COLI	8 JPPL UMBL	9 Y CE JS, O	10	11 R COL 43216	12 .UMB	13	
REV SHEET REV SHEET REV STATUS OF SHEETS PMIC N/A STA MICR DR THIS DRAW FOR I	D 15	D 16 RD CUIT G		RE\ SHE PRE MA CHE RA	/ EET PAREC RCIA E	D BY B. KELL BY NIN	D 1	D	D	4 MIC	DE ROC	6 EFEN	SE SI COLI	JPPL UMBU ://ww	y CE JS, O vw.ds	NTER HIO A	11 R COL 43216 a.mil	12 LUMB	13 US	14
REV SHEET REV SHEET REV STATUS OF SHEETS PMIC N/A STA MICR DR THIS DRAW FOR I	D 15 S ANDAF OCIRO CAWING IS A USE BY A ARTMEN ENCIES (D 16 CUIT G VAILAI ALL ITS OF THE	BLE	REN SHE MA CHE RA	/ EET PAREE RCIA E CKED Y MON	D BY B. KELL BY NIN D BY A. FRY	D 1 EHER	D 2	D	4 MIC	DE ROC	6 EFEN	SE SI COLI	JPPL UMBU ://ww	y CE JS, O vw.ds	NTER HIO A	11 R COL 43216 a.mil	12 LUMB	13 US	14
REV SHEET REV SHEET REV STATUS OF SHEETS PMIC N/A STA MICR DR THIS DRAW FOR I DEPARTME	D 15 S ANDAF OCIRO CAWING IS A USE BY A ARTMEN ENCIES (D 16 RD CUIT G VAILAI ALL ITS DF THE DEFEN	BLE	REN SHE PRE MA CHE RA	PAREL RCIA E	D BY B. KELL BY NIN D BY A. FRY APPRO 87-0	D 1 EHER ZE OVAL D 06-17	D 2	D	MIC MO	DE ROC	6 EFEN: CIRCUITHIC	SE SI COLI	JPPL UMBU DE://www	y CE JS, O vw.ds	NTER HIO cc.dla	11 R COL 43216 a.mil	12 LUMB	us HOLD	14


1. SCOPE

- 1.1 <u>Scope</u>. This drawing documents two product assurance class levels consisting of high reliability (device classes Q and M) and space application (device class V). A choice of case outlines and lead finishes are available and are reflected in the Part or Identifying Number (PIN). When available, a choice of Radiation Hardness Assurance (RHA) levels are reflected in the PIN.
 - 1.2 PIN. The PIN is as shown in the following examples.

For device classes M and Q:



For device class V:



- 1.2.1 RHA designator. Device classes Q and V RHA marked devices meet the MIL-PRF-38535 specified RHA levels and are marked with the appropriate RHA designator. Device class M RHA marked devices meet the MIL-PRF-38535, appendix A specified RHA levels and are marked with the appropriate RHA designator. A dash (-) indicates a non-RHA device.
 - 1.2.2 <u>Device type(s)</u>. The device type(s) identify the circuit function as follows:

Generic number	<u>Circuit function</u>
LF198	Sample and hold
5537	Sample and hold
	LF198

1.2.3 <u>Device class designator</u>. The device class designator is a single letter identifying the product assurance level as listed below. Since the device class designator has been added after the original issuance of this drawing for devices 01GA and 02PA, the device classes M and Q designators will not be included in the PIN and will not be marked on the device.

Device class	Device requirements documentation
М	Vendor self-certification to the requirements for MIL-STD-883 compliant, non-JAN class level B microcircuits in accordance with MIL-PRF-38535, appendix A
Q or V	Certification and qualification to MIL-PRF-38535

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87608
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL D	SHEET 2

1.2.4 Case outline(s). The case outline(s) are as designated in MIL-STD-1835 and as follows:

Outline letter	Descriptive designator	<u>Terminals</u>	Package style
G	MACY1-X8	8	Can
Р	GDIP1-T8 or CDIP2-T8	8	Dual-in-line
Z	GDFP1-G14	14	Flat pack with gullwing leads

1.2.5 Lead finish. The lead finish is as specified in MIL-PRF-38535 for device classes Q and V or MIL-PRF-38535, appendix A for device class M.

1.3 Absolute maximum ratings. 1/

	Supply voltage (±V _{CC})	±18 V
	Power dissipation (P _D)	500 mW <u>2</u> /
	Input voltage (V _{IN}) Logic to logic differential voltage Output short circuit duration Hold capacitor short circuit duration Lead temperature (soldering, 10 seconds) Storage temperature range	+7 V, -30 V <u>4/</u> Indefinite 10 seconds 300°C -65°C to +150°C
	Junction temperature (T _J)	+150°C
	Thermal resistance, junction-to-case (θ_{JC}): Case G	See MIL-STD-1835
	Thermal resistance, junction-to-ambient (θ_{JA}):	
	Case G	84°C/W, 500 LFPM air flow 0.5 W
	Case P	
	Case Z	95°C/W, 500 LFPM air flow 0.5 W
1.	.4 Recommended operating conditions.	
	Supply voltage (+\/oo)	+15 V

1

Supply voltage (±V_{CC})±15 V Ambient operating temperature range (T_A)-55°C to +125°C

2. APPLICABLE DOCUMENTS

2.1 Government specification, standards, and handbooks. The following specification, standards, and handbooks form a part of this drawing to the extent specified herein. Unless otherwise specified, the issues of these documents are those listed in the issue of the Department of Defense Index of Specifications and Standards (DoDISS) and supplement thereto, cited in the solicitation.

The maximum input voltage shall not exceed the power supply voltage.

Although the differential voltage may not exceed the limits given, the common-mode voltage the logic pins may be equal to the supply voltages without causing damage to the circuit. For proper logic operation, however, one of the logic pins must always be at 2 V below the positive supply and 3 V above the negative supply.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87608
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL D	SHEET 3

Stresses above the absolute maximum rating may cause permanent damage to the device. Extended operation at the maximum levels may degrade performance and affect reliability.

The maximum power dissipation must be derated at elevated temperatures and is dicated by T_{JMAX}, θ_{JA} and T_A. The maximum allowable power dissipation at any temperature is PDMAX - (TJMAX - TA) / 0JA or the number given in the absolute maximum ratings, whichever is lower.

SPECIFICATION

DEPARTMENT OF DEFENSE

MIL-PRF-38535 - Integrated Circuits, Manufacturing, General Specification for.

STANDARDS

DEPARTMENT OF DEFENSE

MIL-STD-883 - Test Method Standard Microcircuits.

MIL-STD-1835 - Interface Standard Electronic Component Case Outlines.

HANDBOOKS

DEPARTMENT OF DEFENSE

MIL-HDBK-103 - List of Standard Microcircuit Drawings.

MIL-HDBK-780 - Standard Microcircuit Drawings.

(Unless otherwise indicated, copies of the specification, standards, and handbooks are available from the Standardization Document Order Desk, 700 Robbins Avenue, Building 4D, Philadelphia, PA 19111-5094.)

2.2 <u>Order of precedence</u>. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

3. REQUIREMENTS

- 3.1 <u>Item requirements</u>. The individual item requirements for device classes Q and V shall be in accordance with MIL-PRF-38535 and as specified herein or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein. The individual item requirements for device class M shall be in accordance with MIL-PRF-38535, appendix A for non-JAN class level B devices and as specified herein.
- 3.2 <u>Design, construction, and physical dimensions</u>. The design, construction, and physical dimensions shall be as specified in MIL-PRF-38535 and herein for device classes Q and V or MIL-PRF-38535, appendix A and herein for device class M.
 - 3.2.1 Case outlines. The case outlines shall be in accordance with 1.2.4 herein.
 - 3.2.2 Terminal connections. The terminal connections shall be as specified on figure 1.
 - 3.2.3 Logic diagrams. The logic diagrams shall be as specified on figure 2.
- 3.3 <u>Electrical performance characteristics and post irradiation parameter limits</u>. Unless otherwise specified herein, the electrical performance characteristics and post irradiation parameter limits are as specified in table I and shall apply over the full ambient operating temperature range.
- 3.4 <u>Electrical test requirements</u>. The electrical test requirements shall be the subgroups specified in table IIA. The electrical tests for each subgroup are defined in table I.

STANDARD MICROCIRCUIT DRAWING

DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000

SIZE A		5962-87608
	REVISION LEVEL D	SHEET 4

- 3.5 <u>Marking</u>. The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturer's PIN may also be marked as listed in MIL-HDBK-103. For packages where marking of the entire SMD PIN number is not feasible due to space limitations, the manufacturer has the option of not marking the "5962-" on the device. For RHA product using this option, the RHA designator shall still be marked. Marking for device classes Q and V shall be in accordance with MIL-PRF-38535. Marking for device class M shall be in accordance with MIL-PRF-38535, appendix A.
- 3.5.1 <u>Certification/compliance mark</u>. The certification mark for device classes Q and V shall be a "QML" or "Q" as required in MIL-PRF-38535. The compliance mark for device class M shall be a "C" as required in MIL-PRF-38535, appendix A.
- 3.6 <u>Certificate of compliance</u>. For device classes Q and V, a certificate of compliance shall be required from a QML-38535 listed manufacturer in order to supply to the requirements of this drawing (see 6.6.1 herein). For device class M, a certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-HDBK-103 (see 6.6.2 herein). The certificate of compliance submitted to DSCC-VA prior to listing as an approved source of supply for this drawing shall affirm that the manufacturer's product meets, for device classes Q and V, the requirements of MIL-PRF-38535 and herein or for device class M, the requirements of MIL-PRF-38535, appendix A and herein.
- 3.7 <u>Certificate of conformance</u>. A certificate of conformance as required for device classes Q and V in MIL-PRF-38535 or for device class M in MIL-PRF-38535, appendix A shall be provided with each lot of microcircuits delivered to this drawing.
- 3.8 <u>Notification of change for device class M.</u> For device class M, notification to DSCC-VA of change of product (see 6.2 herein) involving devices acquired to this drawing is required for any change as defined in MIL-PRF-38535, appendix A.
- 3.9 <u>Verification and review for device class M.</u> For device class M, DSCC, DSCC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.
- 3.10 <u>Microcircuit group assignment for device class M</u>. Device class M devices covered by this drawing shall be in microcircuit group number 60 (see MIL-PRF-38535, appendix A).

STANDARD					
MICROCIRCUIT DRAWING					

DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000

SIZE A		5962-87608
	REVISION LEVEL D	SHEET 5

TABLE I. <u>Electrical performance characteristics</u>.

Test	Symbol	Conditions $\underline{1}/$ -55°C \leq T _A \leq +125°C unless otherwise specified	Group A subgroups	Device type	Limi	its <u>2</u> /	Unit
				,,	Min	Max	+
Input offset voltage	Vos	+V _{CC} = 3 V, -V _{CC} = -7 V	1	01	-3	3	mV
			2,3	-	-5	5	
		±V _{CC} = 15 V	1	-	-3	3	
			2,3	-	-5	5	_
		+V _{CC} = 3.5 V,	1	-	-3	3	
		-V _{CC} = -26.5 V	2,3	-	-5	5	
		±V _{CC} = ±18 V	1	1	-3	3	
			2,3	1	-5	5	
		+V _{CC} = 3.5 V,	1	1	-3	3	
		-V _{CC} = -32.5 V	2,3		-5	5	
		+V _{CC} = 26.5 V,	1		-3	3	
		-V _{CC} = -3.5 V	2,3		-5	5	
		+V _{CC} = 32.5 V,	1	-	-3	3	
		-V _{CC} = -3.5 V	2,3		-5	5	
		+V _{CC} = 7 V, -V _{CC} = -3 V	1		-3	3	
			2,3		-5	5	
		±V _{CC} = ±5 V to ±18 V	1	02	-3	3	
			2,3		-5	5	
Positive supply current	+lcc	Vcc = ±15 V	1,2	01		5.5	mA
			3	1		6.5	1
		V _{CC} = ±18 V	1,2	02		6.5	
			3			7.5	
		V _{CC} = ±18 V,	1,2	01		5.5	1
		mode = sample	3	1		6.5	1

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87608
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL D	SHEET 6

TABLE I. <u>Electrical performance characteristics</u> – Continued.

Test	Symbol Conditions $\underline{1}/$ -55°C \leq T _A \leq +125°C unless otherwise specified		Group A subgroups	Device type	Limits <u>2</u> /		Unit
					Min	Max	
Positive supply current	+lcc	V _{CC} = ±18 V,	1,2	01		5.5	mA
		mode = hold	3	1		6.5	
Negative supply current	-lcc	V _{CC} = ±15 V	1,2	01	-5.5		mA
			3		-6.5		
		V _{CC} = ±18 V	1,2	02	-6.5		
			3	-	-7.5		
		V _{CC} = ±18 V,	1,2	01	-5.5		
		mode = sample	3	-	-6.5		
		V _{CC} = ±18 V,	1,2	-	-5.5		
		mode = hold	3	-	-6.5		
Input bias current	I _{IB}	+V _{CC} = 3 V, -V _{CC} = -7 V	1	01	-25	25	nA
			2,3	-	-75	75	
		±Vcc = 15 V	1	-	-25	25	1
			2,3	-	-75	75	1
		+V _{CC} = 3.5 V,	1	-	-25	25	1
		-VCC = -32.5 V	2,3	-	-75	75	
		+V _{CC} = +32.5 V,	1	-	-25	25	1
	-V _{CC} = -3.5 V	2,3	1	-75	75	1	
		+V _{CC} = 7 V, -V _{CC} = -3 V	1	1	-25	25	1
			2,3	1	-75	75	1
		\pm V _{CC} = \pm 5 V to \pm 18 V	1	02	-25	25	1
			2,3	=	-75	75	1

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87608
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL D	SHEET 7

TABLE I. <u>Electrical performance characteristics</u> – Continued.

Test	Symbol	Conditions $\underline{1}/$ $-55^{\circ}C \leq T_{A} \leq +125^{\circ}C$ unless otherwise specified	Group A subgroups	Device type	Limi	ts <u>2</u> /	Unit
Leakage current into 3/	I _{LEAK}	+V _{CC} = 3 V, -V _{CC} = -7 V,	1	01	-100	100	pA
hold capacitor		T _A = +25°C					
		+V _{CC} = 3.5 V,	-		-100	100	
		-V _{CC} = -32.5 V,					
		T _A = +25°C					
		+V _{CC} = 32.5 V,	-		-100	100	
		-V _{CC} = -3.5 V,					
		T _A = +25°C					
		+V _{CC} = 7 V, -V _{CC} = -3 V,			-100	100	
		T _A = +25°C					
		Hold mode	1	02		.05	nA
			2,3	-		25	
Hold step 4/	V _{HS}	±V _{CC} = 15 V	1	01	-2	2	mV
			2,3	-	-5.6	5.6	_
		+V _{CC} = 3.5 V,	1	-	-2.5	2.5	
		-V _{CC} = -26.5 V	2,3	-	-5.6	5.6	
		+V _{CC} = 26.5 V,	1	-	-2.5	2.5	
		-VCC = -3.5 V	2,3	-	-5.6	5.6	_
		V _{OUT} = 0 V, T _A = +25°C,	1	02		2.0	
		C _H = 0.01 μF					
Input impedance	Z _{IN}	+V _{CC} = 8 V, -V _{CC} = -28 V	1	01	10		GΩ
			2,3		0.8		
		+V _{CC} = 28 V, -V _{CC} = -8 V	1	-	10		
			2,3	-	0.8		_
Output impedance	Z _{OUT}	±V _{CC} = ±18 V	1	01		2	GΩ
			2,3	-		4	

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87608
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL D	SHEET 8

TABLE I. <u>Electrical performance characteristics</u> – Continued.

Test	Symbol	Conditions $\underline{1}/$ -55°C \leq T _A \leq +125°C unless otherwise specified	Group A subgroups	Device type	e Limits 2/		Unit
				31	Min	Max	-
Output impedance	Z _{OUT}	Hold mode	1	02		2	Ω
			2,3			4	
Capacitor charging current	I _{CHRG}	+V _{CC} = 8 V,	1	01	-25	-4.5	mA
		-V _{CC} = -28 V	2,3		-25	-3	
		+V _{CC} = 28 V,	1		4.5	25	
		-V _{CC} = -8 V	2,3		3	25	
Logic pin current	LOGIC	$\pm V_{CC} = \pm 18 \text{ V},$	1,2,3	01	10		μΑ
		mode = sample					
		$\pm V_{CC} = \pm 18 \text{ V},$	1			1	
		mode = hold	2,3			0.5	
Input offset voltage	Vos/	±Vcc = ±15 V,	1	01	-3.5	3.5	mV
	ΔVOS	1Drive = +1 mA	2,3		-6	6	
		±V _{CC} = ±15 V,	1		-1.1	1.1	
		1Drive = +1 mA to -1 mA	2,3		-2	2	
Output short circuit current	+los	$\pm V_{CC} = \pm 18 \text{ V},$	1	01	7	20	mA
54.15.11		T _A = +25°C					
	-los	$\pm V_{CC} = \pm 18 \text{ V},$			-25	7	
		T _A = +25°C					
Logic reference pin current	ILOG	$\pm V_{CC} = \pm 18 \text{ V},$	1	01	-1	1	μΑ
		mode = sample	2,3		-0.5	5	
		$\pm V_{CC} = \pm 18 \text{ V},$ mode = hold	1,2,3			10	

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87608
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL D	SHEET 9

TABLE I. <u>Electrical performance characteristics</u> – Continued.

Test	Symbol Conditions $\underline{1}/$ -55°C \leq T _A \leq +125°C unless otherwise specified		Group A subgroups	Device type	Limi	ts <u>2</u> /	Unit
					Min	Max	
Logic and logic reference input current	I _{LOG}	V _{IN} = 2.4 V	1	02		10	μΑ
			2,3			20	
		V _{IN} = 0 V	1		-10		
			2,3		-20		
Power supply rejection ratio	PSRR	+V _{CC} = 10 V,	1	01	80		dB
		-V _{CC} = -15 V	2,3		74		
		+V _{CC} = 15 V,	1		80		
		-V _{CC} = -10 V	2,3		74		
		+V _{CC} = 15 V, V _{OUT} = 0 V,	1,2,3	02	80		
		-V _{CC} = -10 V					
Feed through rejection ratio	FTRR	+VCC = 3.5 V,	1	01	86		dB
		-V _{CC} = -32.5 V	2,3		74		
		+V _{CC} = 32.5 V,	1		86		
		-Vcc = -3.5 V	2,3		74		
Feed through attenuation ratio	FTAR	C _H = 0.01 μF,	1	02	86		dB
		T _A = +25°C					
Differential logic level <u>5</u> /	V _{TH}	T _A = +25°C	1	All	8.0	2.4	V
Second stage V _{OS}	Vos	+V _{CC} = 3.5 V,	1	01	-35	35	mV
	(2 nd stage)	-V _{CC} = -32.5 V	2,3	-	-50	50	
		+V _{CC} = 3.0 V,	1		-35	35	
		-V _{CC} = -7 V	2,3		-50	50	1
		+V _{CC} = 32.5 V,	1	1	-35	35	1
		-V _{CC} = -3.5 V	2,3	1	-50	50	1
		+V _{CC} = 7 V,	1	1	-35	35	1
		-Vcc = -3 V	2,3		-50	50	1

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87608
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL D	SHEET 10

TABLE I. <u>Electrical performance characteristics</u> – Continued.

Test	Symbol	Conditions $\underline{1}/$ $-55^{\circ}C \leq T_{A} \leq +125^{\circ}C$ unless otherwise specified	Group A subgroups	Device type	Limi	its <u>2</u> /	Unit
					Min	Max	
Acquisition time 6/	t _{AQ}	$\Delta V_{OUT} = 10 V$,	4	01		6	μs
		T _A = +25°C,					
		C _{HOLD} = 1000 pF					
		$\Delta V_{OUT} = 10 V$,				25	
		T _A = +25°C,					
		C _{HOLD} = 0.01 μF					
Gain error	AE	+Vcc = 7 V,	1	01		.02	%
		-V _{CC} = -3 V	2,3			.06	-
		+V _{CC} = 3.5 V,	1			.005	
		-V _{CC} = -26.5 V	2,3			.02	-
		+V _{CC} = 32.5 V,	1			.005	
		-V _{CC} = -3.5 V	2,3			.06	-
		+V _{CC} = 26.5 V,	1			.005	-
		-V _{CC} = -3.5 V	2,3			.02	-
		V _{IN} = -10 V to 10 V,	1	02		.007	-
		$R_L = 2 k\Omega$	2,3	-		.01	-
		V _{IN} = -11.5 V to 11.5 V,	1			.007	
		R _L = 10 kΩ	2,3			.01	

- 1/ Unless otherwise specified, $V_{CC} = \pm 15$ V, $C_{HOLD} = 0.01$ μF, and logic reference pin = 0 V. For device type 01, $R_L = 10$ k Ω and $V_{IN} = 0$ V. For device type 02, $R_L = 2$ k Ω , $V_{IN} = -11.5$ V to +11.5 V and logic voltage = 2.5 V.
- 2/ The algebraic convention, whereby the most negative value is a minimum and the most positive is a maximum, is used in this table. Negative current shall be defined as conventional current flow out of a device terminal.
- 3/ Leakage current is measured at a junction temperature of 25°C. The effects of junction temperature rise due to power dissipation of elevated ambient can be calculated by doubling the 25°C value for each 11°C increase in chip temperature. Leakage is guaranteed over full input signal range.
- 4/ Hold step is sensitive to stray capacitive coupling between input logic signals and the hold capacitor. One pF, for instance, will create an additional 0.5 mV step with 5 V logic swing and a 0.01 μF hold capacitor. Magnitude of the hold step is inversely proportional to hold capacitor value.
- 5/ Parameter tested go-no-go only.
- 6/ If not tested, shall be guaranteed to the limits specified in table I herein.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87608
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		D	11


Device types	0	02	
Case outlines	G Z		Р
Terminal number		Terminal symbol	
1	+V _{CC}	INPUT	+V _{CC}
2	OFFSET ADJUST	NC	OFFSET ADJUST
3	+INPUT	-Vcc	+INPUT
4	-Vcc	NC	-V _{CC}
5	OUTPUT	NC	OUTPUT
6	Сн	NC	C _H
7	LOGIC REFERENCE	OUTPUT	LOGIC REFERENCE
8	LOGIC	Сн	LOGIC
9		NC	
10		LOGIC REFERENCE	
11		LOGIC	
12		+V _{CC}	
13		NC	
14		OFFSET ADJUST	

NC = No connection

FIGURE 1. Terminal connections.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87608
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL D	SHEET 12

DEVICE TYPE 01



DEVICE TYPE 02




FIGURE 2. Logic diagram.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000	SIZE A		5962-87608
		REVISION LEVEL D	SHEET 13

4. QUALITY ASSURANCE PROVISIONS

- 4.1 <u>Sampling and inspection</u>. For device classes Q and V, sampling and inspection procedures shall be in accordance with MIL-PRF-38535 or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein. For device class M, sampling and inspection procedures shall be in accordance with MIL-PRF-38535, appendix A.
- 4.2 <u>Screening</u>. For device classes Q and V, screening shall be in accordance with MIL-PRF-38535, and shall be conducted on all devices prior to qualification and technology conformance inspection. For device class M, screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection.
 - 4.2.1 Additional criteria for device class M.
 - a. Burn-in test, method 1015 of MIL-STD-883.
 - (1) Test condition A, B, C, or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015.
 - (2) $T_A = +125^{\circ}C$, minimum.
 - b. Interim and final electrical test parameters shall be as specified in table IIA herein.
 - 4.2.2 Additional criteria for device classes Q and V.
 - a. The burn-in test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The burn-in test circuit shall be maintained under document revision level control of the device manufacturer's Technology Review Board (TRB) in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015 of MIL-STD-883.
 - b. Interim and final electrical test parameters shall be as specified in table IIA herein.
 - c. Additional screening for device class V beyond the requirements of device class Q shall be as specified in MIL-PRF-38535, appendix B.
- 4.3 <u>Qualification inspection for device classes Q and V.</u> Qualification inspection for device classes Q and V shall be in accordance with MIL-PRF-38535. Inspections to be performed shall be those specified in MIL-PRF-38535 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4).
- 4.4 <u>Conformance inspection</u>. Technology conformance inspection for classes Q and V shall be in accordance with MIL-PRF-38535 including groups A, B, C, D, and E inspections and as specified herein. Quality conformance inspection for device class M shall be in accordance with MIL-PRF-38535, appendix A and as specified herein. Inspections to be performed for device class M shall be those specified in method 5005 of MIL-STD-883 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4).
 - 4.4.1 Group A inspection.
 - a. Tests shall be as specified in table IIA herein.
 - b. Subgroups 7, 8, 9, 10, and 11 in table I, method 5005 of MIL-STD-883 shall be omitted.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000	SIZE A		5962-87608
		REVISION LEVEL D	SHEET 14

TABLE IIA. Electrical test requirements.

Test requirements	Subgroups (in accordance with MIL-STD-883, method 5005, table I)	Subgroups (in accordance with MIL-PRF-38535, table III)	
	Device class M	Device class Q	Device class V
Interim electrical parameters (see 4.2)	1	1	1
Final electrical parameters (see 4.2)	1,2,3,4 <u>1</u> /	1,2,3,4 <u>1</u> /	1,2,3,4 <u>1</u> /
Group A test requirements (see 4.4)	1,2,3,4	1,2,3,4	1,2,3,4
Group C end-point electrical parameters (see 4.4)	1	1	1,2,3 <u>2</u> /
Group D end-point electrical parameters (see 4.4)	1	1	1,2,3
Group E end-point electrical parameters (see 4.4)	1	1	1

Table IIB. Group C end-point electrical parameters. TA = 25°C

Parameter	Device type 01	Delta limit	
	Conditions	Min	Max
V _{IO}	+V _{CC} = 15 V, -V _{CC} = -15 V	-0.5 mV	0.5 mV
I _{IB}	+V _{CC} = 15 V, -V _{CC} = -15 V	-2.5 nA	2.5 nA

- 4.4.2 Group C inspection. The group C inspection end-point electrical parameters shall be as specified in table IIA herein.
- 4.4.2.1 Additional criteria for device class M. Steady-state life test conditions, method 1005 of MIL-STD-883:
 - a. Test condition A, B, C, or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005 of MIL-STD-883.
 - $T_A = +125^{\circ}C$, minimum.
 - Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000	SIZE A		5962-87608
		REVISION LEVEL D	SHEET 15

^{1/} PDA applies to subgroup 1.2/ Delta limits as specified in table IIB shall be required where specified, and the delta limits shall be computed with reference to the previous endpoint electrical parameters.

- 4.4.2.2 Additional criteria for device classes Q and V. The steady-state life test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The test circuit shall be maintained under document revision level control by the device manufacturer's TRB in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005 of MIL-STD-883.
 - 4.4.3 Group D inspection. The group D inspection end-point electrical parameters shall be as specified in table IIA herein.
- 4.4.4 <u>Group E inspection</u>. Group E inspection is required only for parts intended to be marked as radiation hardness assured (see 3.5 herein).
 - a. End-point electrical parameters shall be as specified in table IIA herein.
 - b. For device classes Q and V, the devices or test vehicle shall be subjected to radiation hardness assured tests as specified in MIL-PRF-38535 for the RHA level being tested. For device class M, the devices shall be subjected to radiation hardness assured tests as specified in MIL-PRF-38535, appendix A for the RHA level being tested. All device classes must meet the post irradiation end-point electrical parameter limits as defined in table I at TA = +25°C ±5°C, after exposure, to the subgroups specified in table IIA herein.
 - c. When specified in the purchase order or contract, a copy of the RHA delta limits shall be supplied.
 - 5. PACKAGING
- 5.1 <u>Packaging requirements</u>. The requirements for packaging shall be in accordance with MIL-PRF-38535 for device classes Q and V or MIL-PRF-38535, appendix A for device class M.
 - 6. NOTES
- 6.1 <u>Intended use</u>. Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes.
- 6.1.1 Replaceability. Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.
- 6.2 <u>Configuration control of SMD's</u>. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished DD Form 1692, Engineering Change Proposal.
- 6.3 <u>Record of users</u>. Military and industrial users should inform Defense Supply Center Columbus when a system application requires configuration control and which SMD's are applicable to that system. DSCC will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronic devices (FSC 5962) should contact DSCC-VA, telephone (614) 692-0544.
- 6.4 <u>Comments</u>. Comments on this drawing should be directed to DSCC-VA, Columbus, Ohio 43216-5000, or telephone (614) 692-0547.
- 6.5 <u>Abbreviations, symbols, and definitions</u>. The abbreviations, symbols, and definitions used herein are defined in MIL-PRF-38535 and MIL-HDBK-1331.
 - 6.6 Sources of supply.
- 6.6.1 <u>Sources of supply for device classes Q and V</u>. Sources of supply for device classes Q and V are listed in QML-38535. The vendors listed in QML-38535 have submitted a certificate of compliance (see 3.6 herein) to DSCC-VA and have agreed to this drawing.
- 6.6.2 <u>Approved sources of supply for device class M.</u> Approved sources of supply for class M are listed in MIL-HDBK-103. The vendors listed in MIL-HDBK-103 have agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to and accepted by DSCC-VA.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000	SIZE A		5962-87608
		REVISION LEVEL D	SHEET 16

STANDARD MICROCIRCUIT DRAWING BULLETIN

DATE: 01-05-24

Approved sources of supply for SMD 5962-87608 are listed below for immediate acquisition information only and shall be added to MIL-HDBK-103 and QML-38535 during the next revision. MIL-HDBK-103 and QML-38535 will be revised to include the addition or deletion of sources. The vendors listed below have agreed to this drawing and a certificate of compliance has been submitted to and accepted by DSCC-VA. This bulletin is superseded by the next dated revision of MIL-HDBK-103 and QML-38535.

Standard microcircuit drawing PIN <u>1</u> /	Vendor CAGE number	Vendor similar PIN <u>2</u> /	Reference military specification PIN
5962-8760801GA	27014	LF198H/883	M38510/12501BGA
5962-8760802PA	<u>3</u> /	5537/BPA	M38510/12502BPA
5962-8760801QZA	27014	LF198WG/883	
5962-8760801VZA	27104	LF198WG-QMLV	

- 1/ The lead finish shown for each PIN representing a hermetic package is the most readily available from the manufacturer listed for that part. If the desired lead finish is not listed contact the vendor to determine its availability.
- 2/ Caution. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.
- 3/ Not available from an approved source of supply.

Vendor CAGE
numberVendor name
and address27014National Semiconductor Corporation
2900 Semiconductor Drive
P.O. Box 58090

Santa Clara, CA 95052-8090

The information contained herein is disseminated for convenience only and the Government assumes no liability whatsoever for any inaccuracies in the information bulletin.