										RE	EVIS	ION	s												
LTR							DES	CRIP	TION	ı								DAT	E (YF	-MO-	DA)	,	APPF	OVE	D
A	Page chan	11: ges t	Cor hro	rect ugho	ion ut.	to	tern	ina'	l co	nne	ctio	ns.	Ε	dito	rial			198	8 M/	(Y]	1	1	l.d.	1	e
В	Add chan	one v ges t	end o 1	or, .3 a	CAGE 54186 for devices 01, 02, and 03. Make and table I. Editorial changes throughout.					æ	1989 JUNE 23			23	Ha J. Johnson			M							
REV	T	Τ	Γ																Γ	<u> </u>		Γ	Π	Т	Π
SHEET	I																								
REV																									
SHEET																					L				
REV STATUS		RE	V		В	В	Α	В	В	В	В	Α	В	Α	Α			Α	Α	В	L	L	1	$ldsymbol{oxed}$	_
OF SHEETS		SH	EET		1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	L	L			L_
STANDARDIZED MILITARY PREPARED BY THORRED BY THORRED BY THOREGO BY CHECKED BY CHECKED BY CHECKED BY CHECKED BY CHECKED BY CHECKED BY MIR								DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444 MIROCIRCUIT, CMOS, DUAL, 8-BIT																	
DRA THIS DRAWII FOR USE BY A AND AGE	WII IG IS LL DI NCIES	AVAILA EPARTI S OF TH	NEN:	rs		PROV.	ED B	_	AL B	ATE 987			- 1	MULT	IPLY LITH	ING IIC S	DIG	TAL CON CODE	. TO	AN	ALOG	co		77	
DEPARTME		DEFE	NSE	ľ	REV	ISIOI	V LEV	/EL	В				ተ		SHE	-		 		L OF		<u>52</u> 6		<u>, , , , , , , , , , , , , , , , , , , </u>	<u> </u>

DESC FORM 193 SEP 87


* U.S. GOVERNMENT PRINTING OFFICE: 1987 — 748-129/60911

5962-E1267



1.1 Scope. This drawing describes device requirements for class B microcircuits in accordance with 1.2.1 of MIL-STD-883, "Provisions for the use of MIL-STD-883 in conjunction with compliant non-JAN devices".

1.2 Part number. The complete part number shall be as shown in the following example:



1.2.1 Device types. The device types shall identify the circuit function as follows:

Device type	Generic number	Circuit function
01 02 03	7528 7528 7528	CMOS dual 8-bit buffered DAC, ±4 LSB's of gain error CMOS dual 8-bit buffered DAC, ±2 LSB's of gain error CMOS dual 8-bit buffered DAC, ±1 LSB's of gain error

1.2.2 Case outlines. The case outlines shall be as designated in appendix C of MIL-M-38510, and as follows:

Outline letter Case outline

Package
D=8 (20-lead, 1.060" x .310" x .200"), dual-in-line package
C=2 (20-terminal, .358" x .358" x .100"), square chip carrier package

1.3 Absolute maximum ratings.

Supply voltage	+5 V dc to +15 V dc
VDD to AGND	0 V dc, +17 V dc
VDD to DGND	0 V dc, +17 V dc
Digital input voltage to DGND	-0.3 V dc to +15 V dc
VRFBA, VRFBB to DGND	±25 V dc
VOCEA. VOCED to AGND	±25 V dc
VREFA, VREFB to AGND V pin 1 to DGND	-0.3 V dc to V _{DD}
V pin 2, V pin 20 to AGND	-0.3 Y dc to +15 Y dc
AGND to DGND	-0.3 V, V _{DD} + 0.3 V
DGND to AGND	+0.3 V
Power dissipation (PD)	
Power dissipation (Pp) Up to +75 C	450 mW
Derate above +75°C	6 mW/°C
Storage temperature range	-65°C to +150°C
Storage temperature range	
Lead temperature (soldering, 10 seconds)	+300°C
Thermal resistance (θ_{JC})	See MIL-M-38510, appendix C
Thormal worldtanes (9)	+120°C
Thermal resistance (θ_{JA})	. 120 0

1.4 Recommended operating conditions.

Operating ambient temperature range (T_A) Supply voltage range (V_{DD})	-55°C to +125°C +4.75 V dc to +5.25 V dc and +14.25 V dc to +15.75 V dc
VREF DACA = VREF DACB	

STANDARDIZED
MILITARY DRAWING

DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444

SIZE A		5962	-87701	
	REVISION LEVEL	•	SHEET	2

2. APPLICABLE DOCUMENTS

2.1 Government specification and standard. Unless otherwise specified, the following specification and standard, of the issue listed in that issue of the Department of Defense Index of Specifications and Standards specified in the solicitation, form a part of this drawing to the extent specified herein.

SPECIFICATION

MILITARY

MIL-M-38510 - Microcircuits, General Specification for.

STANDARD

MILITARY

MIL-STD-883 - Test Methods and Procedures for Microelectronics.

(Copies of the specification and standard required by manufacturers in connection with specific acquisition functions should be obtained from the contracting activity or as directed by the contracting activity.)

2.2 <u>Order of precedence</u>. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing shall take precedence.

3. REQUIREMENTS

- 3.1 Item requirements. The individual item requirements shall be in accordance with 1.2.1 of MIL-STD-883, "Provisions for the use of MIL-STD-883 in conjunction with compliant non-JAN devices" and as specified herein.
- 3.2 Design, construction, and physical dimensions. The design, construction, and physical dimensions shall be as specified in MIL-M-38510 and herein.
 - 3.2.1 <u>Terminal connections</u>. The terminal connections shall be as specified on figure 1.
- 3.2.2 Functional diagram and mode selection. The functional diagram and mode selection shall be as specified on figure 2.
- 3.2.3 Write cycle timing diagram. The write cycle timing diagram shall be as specified on figure 3.
 - 3.2.4 <u>Case outlines</u>. The case outlines shall be in accordance with 1.2.2 herein.
- 3.3 <u>Electrical performance characteristics</u>. Unless otherwise specified, the electrical performance characteristics are as specified in table I and apply over the full ambient operating temperature range.
- 3.4 <u>Marking</u>. Marking shall be in accordance with MIL-STD-883 (see 3.1 herein). The part shall be marked with the part number listed in 1.2 herein. In addition, the manufacturer's part number may also be marked as listed in 6.4 herein.
- 3.5 Certificate of compliance. A certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in 6.4. The certificate of compliance submitted to DESC-ECS prior to listing as an approved source of supply shall state that the manufacturer's product meets the requirements of MIL-STD-883 (see 3.1 herein) and the requirements herein.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SURREY CENTER	SIZE A		5962-87701		
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL A		SHEET	3

	TABL	E I. Electrical performance cha	racteris	tics.			
Test	Symbol Symbol	Conditions 1/ -55°C < TA < +125°C		Group A	Li	mits	Unit
		unless otherwise specified	types	subgroups	Min	Max	
Resolution	RES	V _{DD} = +5 V	All	1,2,3		8	Bits
		V _{DD} = +15 V	All	1,2,3		8	! ! !
Relative accuracy	RA	V _{DD} = +5 V	01	1,2,3		±1	 LSB
<u>:</u> ,	Ì		02	1		*1	İ
	İ		<u> </u>	2,3	<u> </u>	±.5	j T
	İ	V _{DD} = +5 V T _A = +25°C	 	12		±.5	
		V _{DD} = +5 V	03	1		±1	<u> </u>
	-		1 .	2,3		±.5	1
		Y _{DD} = +5 V T _A = +25°C		12 12		 ±.5 	
		V _{DD} = +15 V	01	1,2,3		±1	Γ <u> </u>
	!	 	02	1		±1	<u> </u>
			<u> </u>	2,3		±.5	<u> </u>
	 	Y _{DD} = +15 V T _A = +25°C	 	12		±.5	
		V _{DD} = +15 V	03	1		±1	
				2,3		±.5	_
]] 	V _{DD} = +15 V I T _A = +25°C		12		±.5	

See footnotes at end of table.

STANDARDIZED MILITARY DRAWING	SIZE A		5962	-87701	
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	<u>L</u>	SHEET 4	

	TABLE I.	Electrical	performance	character	stics -	Continued.			
Test	Symbol		Conditions C < T _A < +1	1/	Device	Group A	Li	mits	Unit
		-55 unless o	C < TA < +1 therwise sp	25 C ecified	types	subgroups 	Min	 Max	<u> </u>
Gain error $3/$	AE	DAC regis	ter loaded	 V _{DD} = +5 V	01	1		±4	LSB
		 Mifu IIII	1111 1111	= 75 V	! 	2,3	<u> </u>	±6	<u> </u>
	ļ			<u> </u>	02	1,2,3	j 	±4	 -
				V _{DD} = +5 V T _A = +25°C		12 		±2	
				V _{DD} = +5 V	03	1		±4	Ţ
		<u> </u>		= +5 V		2,3		±3	<u> </u>
	 	1 		V _{DD} = +5 V T _A = +25°C		 12 		 ±1 	
		!		 V _{DD} = +15 V	01	1 1		±4	
		 		= +15 V		2,3		±5	 -
		! !			02	1 1		±4	!
		1 			- 	2,3		±3	! !
		 - -		V _{DD} = +15 V T _A = +25°C		12		±1 	
		 		 V _{DD} = + 15 V	03	1		±4	
		 		= + 15 V		2,3		±1	 - -
	 			V _{DD} = +15 V T _A = +25°C		12		±1 	
Differential nonlinearity	DNL		/, all grade i monotonic iting temper	s to 8-bits	A71	1,2,3		±1	LSB
		guaranteed	15 Y, all grades eed monotonic to 8-bits erating temperature			1,2,3		± 1	
See footnotes at	end of table	.							
STANDA MILITARY	ARDIZED DRAWIN	IG	SIZE A	· · · · · · · · · · · · · · · · · · ·		5962-87701			
DEFENSE ELECTR DAYTON	ONICS SUPPLY 1, OHIO 45444	CENTER		REVISION LEVEL SHEET 5					

Test	Symbol	.Co	nditions	1/	Device	Group A		nits	Unit					
		-55°C unless oth	< TA < +1 ierwise si	l25°C pecified	types	subgroups 	Min	Max						
Power supply	PSRR	ΔV _{DD} = ±5%		V _{DD} = +5 V	A11	1		.02	±%/%					
rejection Again/AV _{DD}				= +5 V		2,3		.04	 - -					
		}		V _{DD} = +15 V	ATT	1		.01						
				- 13 4	<u> </u>	2,3		.02						
Output leakage	IOL	DAC latches			A11	1		±50	nA					
current pin 2		with 0000 000		= +5 ¥		2,3		±400	 - -					
		-		ν _{DD} = +15 ν	A11	1		±50	 -					
	1			= +15 V	1	2,3		±200	! - -					
Output leakage				V _{DD}	A11	1		±50	 -					
current pin 20		j 		= +5 V		2,3		±400	! -					
				V _{DD} = +15 V	A11	1		±50						
		<u> </u>		= +15 V		2,3		±200						
Reference input resistance VREFA, VREFB	RIN			V _{DD}	A11	1,2,3	8	15	kΩ					
	 			 V _{DD} = +15 V	All	1,2,3	8	15						
Digital input high voltage	ν _{IH}			ν _{DD} γ	A11	1,2,3	2.4		¥					
			· 				·		 V _{DD} = +15 V	A11	1,2,3	13.5		_
Digital input low voltage	VIL				V _{DD} = +5 V	ATT	1,2,3		0.8					
	 			 V _{DD} = +15 V	A11	1,2,3		1.5						
Digital input	IIN	V _{IN} = 0 V o	r V _{DD}	 V _{DD} = +5 V	A11	1 1		±1	μА					
current		1		= +5 V	 	2,3		±10	_					
	l j	1		V _{DD} = +15 V	All	1		±1	·					
	<u> </u>			= +15 Y		2,3		±10						
See footnotes at	end of tabl	е.												
STAND MILITARY	ARDIZED	NG	9iZE A			5962	2-87701							
DEFENSE ELECTI DAYTO			REV	REVISION LEVEL SHEET 6										

Test	Symbol			Group A	Li	 Unit		
		-55°C < TA < +1 unless otherwise sp	types 	subgroups 	Min	 Max	Ī	
Supply current from V _{DD}	I _{DD}	All digital inputs = V _{IL} or V _{IH}	V _{DD} = +5 V	ATT	1,2,3		2	mA
			V _{DD} = +15 V	 A11 	1,2,3		2	
		All digital inputs	V _{DD} = +5 V	ATT	1		100	<u> </u> μΑ
		= 0 V or V _{DD}	= +5 V		2,3		500	<u> </u>
			V _{DD} = +15 V	A11 .	1 1		100	<u> </u>
				 	2,3		500	<u> </u>
Gain temperature coefficient			V _{CC} +5 V	All	1,2,3		±70	ppm/°C
			V _{CC} = +15 V	A11	1,2,3		±35	
Feedthrough error V _{REFA} to OUTA	FTREFA	4/ 5/ V _{REF} = ±10 V, 100 kHz sinewave,	V _{CC} = +5 V	A11	4,5,6		-70	dB
****		100 kHz sinewave, DAC latches loaded with 0000 0000	V _{DD} = +15 V	A11	4,5,6	 - 	-70	[-
Feedthrough error VREFB to OUTB	 FT _{REFB}	 	V _{CC}	All	4,5,6]	-70	<u> </u>
			V _{DD} = +15 V	All	4,5,6		-70	
Digital input capacitance	CIN	T _A = +25°C	V _{DD} = +5 V	All	4		10	pF
		DBO-DB7 	V _{DD}	A11	4		20	
		I WR,CS,DAÇA/DACB	 V _{DD}	11A 	4	 	10	1
		T _A = +25°C		All	4	Ţ	15	

See footnotes at end of table.

STANDARDIZED MILITARY DRAWING	SIZE A		. 596	5962-87701		
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVE	L	SHEET 7		

Unless otherwise specified Min	Test S	Symbol	! 	Conditions	1/	Device		Limits		Unit		
DAC latches loaded with 0000 0000			-55°C < TA < +125°C ty unless otherwise specified		types			Max	T I			
Output capacitance pin 20 Output capacitance pin 20 Output capacitance pin 20 Output capacitance pin 2 Output capacitance pin 2 Output capacitance pin 2 Output capacitance pin 2 Output capacitance pin 2 Output capacitance pin 2 Output capacitance pin 2 Output capacitance pin 2 Output capacitance pin 2 Output capacitance pin 2 Output capacitance pin 2 Output capacitance pin 20 Output capacitance pin 20 Output capacitance pin 20 Output capacitance pin 20 Output capacitance pin 20 Output capacitance pin 20 Output capacitance pin 20 Output capacitance pin 20 Output capacitance pin 20 Output capacitance pin 20 Output capacitance pin 20 Output capacitance pin 2 Output capacitance pin 2 Output capacitance pin 2 Output capacitance pin 2 Output capacitance pin 2 Output capacitance pin 2 Output capacitance pin 2 Output capacitance pin 2 Output capacitance pin 2 Output capacitance pin 2 Output capacitance pin 2 Output capacitance pin 2 Output capacitance pin 2 Output capacitance pin 3 Output capacitance pin 4 Output capacitance pin 3 Outp	capacitance C ₍	OUTA	DAC latch	DAC latches loaded		All	4	 	50	pF		
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	 				 V _{DD} = +15 V	A11	4	 	50	<u> </u>		
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	capacitance CO	оитв	DAC latches		V _{DD} = +5 V	A11	4		50	<u> </u> 		
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$			With 0000 T _A = +25	C	ν _{DD} = +15 γ	A11	4		50	<u> </u> 		
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	capacitance Co	OUTA	DAC latches load		V _{DD} = +5 V	A11	4		120	 		
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$					V _{DD} = +15 V		4		120	 		
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	capacitance C _O	оитв			V _{DD} = +5 V	A11	4		120	<u> </u> -		
write setup time $\begin{vmatrix} 1 & 1 & 1 & 230 \\ 0 & 1 & 1 & 230 \\ 0 & 1 & 1 & 230 \\ 0 & 1 & 1 & 230 \\ 0 & 1 & 1 & 230 \\ 0 & 1 & 1 & 1 & 1 \\ 0 & 1 & 1 & 1 \\ 0 & 1 &$	<u> </u>				V _{DD} = +15 V	A11	4		120			
$\begin{array}{ c c c c c c c c c c c c c c c c c c c$		cs	<u>7</u> /		ν _{DD} = +5 γ	A11 .	9	200	<u> </u>	ns		
Chip select to write hold time $\begin{array}{ c c c c c c c c c c c c c c c c c c c$, j			 	+	<u> </u> 	10,11	230	<u> </u> 	l T		
Chip select to write hold time $\begin{array}{ c c c c c c c c c c c c c c c c c c c$			V _{DD} = +15			V _{DD} = +15 V	A11 -	i i		<u> </u> 	<u> </u>	
write hold time $ \begin{vmatrix} - & & & & & & & & & & & & & & & & & &$] 		·	<u> </u>		Ī		! [<u> </u>		
$\begin{array}{ c c c c c c c c c c c c c c c c c c c$	hold time	CH	<u>//</u>		= +5 Y	AII -	i i		<u> </u>	†		
Write pulse width t_{WR} $7/t_{CS} \ge t_{WR}$, $t_{CH} \ge 0$ $t_{CH} $	1						Van	A11				<u> </u>
Write pulse width t_{WR} $7/\frac{t_{CS} \ge t_{WR}}{t_{CH} \ge 0}$ V_{DD} $= +5 \text{ V}$ $10,11 \mid 200 \mid$ V_{DD} $= +15 \text{ V}$ $10,11 \mid 80 \mid$	j				*DD = +15 γ	ļ ~'' ·	ji		i	†		
$\begin{array}{ c c c c c c c c c c c c c c c c c c c$	ilse width tw	⊌R			I V _{DD}	All			 	r I		
V _{DD} A11 9 60 10,11 80	"	"`` 	Tcs > twp.]="+5 V			200		† 			
+15 V 10,11 80] 		-CII <u>-</u> -		I V _{DD}	All	9	60				
See footnotes at end of table.					= +15 V	! 	10,11	80	l I	! 		
	otnotes at end	of table	•									
STANDARDIZED SIZE A 5962-87701			G				596	2-8770	1			

	TABLE I.	Electrical performance	character	istics -	Continued.		* .	
Test	Test Symbol Conditions 1/			Device	Group A	Limits		Unit
· · · · · · · · · · · · · · · · · · ·		-55°C < TA < +1 unless otherwise sp	25°C ecified	types	subgroups 	Min	Max	
Data valid to	t _{DS}	<u>7</u> /	V _{DD} = +5 V	All	9	110	<u> </u>	l ns
write setup time			= +5 4	<u> </u>	10,11	130		<u> </u>
			V _{DD} = +15 V	A11 .	9	50		<u> </u>
	<u> </u>			<u> </u>	10,11	70	<u> </u>	ļ
Data valid to write hold time	t _{DH}	<u>"</u> /	ν _{DD} = +5 ν	A11	9,10,11	10		
	 		ν _{DD} = +15 ν	All	9,10,11	10		
Data select to	Data select to tas 7/ V write setup time	V _{DD} = +5 V	A11 _	9	200		 -	
write setup time		= +5 V		10,11	230		İ	
	! 		V _{DD} = +15 V	A11 _	9	60		
-		i 	= +15 V		10,11	80		<u> </u> -
Data select to write hold time	t _{AH}	<u>7</u> /	 V _{DD} = +5 V	A11 _	9	20		 -
write noid time	! !	[= +5 ¥	! !	10,11	30		! -
			V _{DD} = +15 V	A11 _	9	10		
			= +19 A	! !	10,11	15		
Reference input resistance match	RMIN	<u>4</u> /	V _{DD} = +5 V	All	1,2,3	_	±1	%
	AV _{REF}		ν _{DD} = +15 ν	All	1,2,3		± 1	
Channel-to-channel isolation	CH _{ISO}	4/ VREFA = ±10 V,	 V _{DD} = +5 V	 A17 	4,5,6		60	dB
V _{REFA} to OUTB	! 	100 kHz sinewave, V _{REFB} = 0 V	 V _{DD} = +15 V	A11	4,5,6		60	


See footnotes at end of table.


STANDARDIZED MILITARY DRAWING	SIZE A	A 5060 07701				
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444			REVISION LEVEL		SHEET)


Test	Symbol	Conditions	1/	Device	Group A	Limits		Unit
		Conditions 1/ -55°C < TA < +125°C unless otherwise specified		types	subgroups	Min	Max	<u> </u>
isolation	$V_{REFB} = \pm 10 V$	V _{DD}	A11	4,5,6		60	dB	
V _{REFB} to OUTA 100 kHz sinewav V _{REFA} = 0 V	100 kHz sinewave,	 V _{DD} = +15 V	A11	4,5,6	i	60		
Output current settling time	t _{SL}	4/	 V _{DD} = +5 V	 A11 	9,10,11		350	ns
	[IV _{DD} =	ATT	9,10,11		180	

- $1/V_{OUT1} = 0$ V; $V_{REF} = +10$ V, AGND = DGND unless otherwise specified.
- 2/ See 4.3.1d.
- 3/ Measured using internal RFBA and RFBB. Gain error is adjustable.
- 4/ Guaranteed if not tested.
- 5/ Feedthrough error can be reduced by connecting the metal lid to ground.
- 6/ See 4.3.1c.
- 7/ Timing in accordance with figure 3.
- 3.6 Certificate of conformance. A certificate of conformance as required in MIL-STD-883 (see 3.1 herein) shall be provided with each lot of microcircuits delivered to this drawing.
- 3.7 Notification of change. Notification of change to DESC-ECS shall be required in accordance with MIL-STD-883 (see 3.1 herein).
- 3.8 <u>Verification and review</u>. DESC, DESC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.
 - 4. QUALITY ASSURANCE PROVISIONS
- 4.1 Sampling and inspection. Sampling and inspection procedures shall be in accordance with section 4 of MIL-M-38510 to the extent specified in MIL-STD-883 (see 3.1 herein).

STANDARDIZED MILITARY DRAWING	size A	<u> </u>			-87701	
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444			REVISION LEVEL		SHEET 10)







NOTES:

- 1. All input signal rise and fall times measured from 10% to 90% of V_{pp} . V_{pp} = +5 V, t_r = t_f = 20 ns; V_{pp} = +15 V, t_r = t_f = 40 ns.
- 2. Timing measurement reference level is $\frac{v_{IH} + v_{IL}}{2}$.

FIGURE 3. Write cycle timing diagram.

STANDARDIZED MILITARY DRAWING	SIZE A		5	5962-87701		
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEV	EL.	SHEET	13	

- 4.2 <u>Screening</u>. Screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection. The following additional criteria shall apply:
 - a. Burn-in test, method 1015 of MIL-STD-883.
 - (1) Test condition A, B, C, or D using the circuit submitted with the certificate of compliance (see 3.5 herein).
 - (2) $T_A = +125^{\circ}C$, minimum.
 - b. Interim and final electrical test parameters shall be as specified in table II herein, except interim electrical parameter tests prior to burn-in are optional at the discretion of the manufacturer.
 - c. Optional subgroup 12 is used for grading and part selection at +25°C, it is not included in PDA.
- 4.3 Quality conformance inspection. Quality conformance inspection shall be in accordance with method 5005 of MIL-STD-883 including groups A, B, C, and D inspections. The following additional criteria shall apply.
 - 4.3.1 Group A inspection.
 - a. Tests shall be as specified in table II herein.
 - b. Subgroups 7 and 8 in table I, method 5005 of MIL-STD-883 shall be omitted.
 - c. Subgroup 4 ($C_{\hbox{\scriptsize IN}}$ measurement) shall be measured only for the initial test and after process or design changes which may affect input capacitance.
 - d. Optional subgroup 12 is used for grading and part selection at +25°C.
 - 4.3.2 Groups C and D inspections.
 - a. End-point electrical parameters shall be as specified in table II herein.
 - b. Steady-state life test conditions, method 1005 of MIL-STD-883.
 - (1) Test condition A, B, C, or D using the circuit submitted with the certificate of compliance (see 3.5 herein).
 - (2) $T_A = +125^{\circ}C$, minimum.
 - (3) Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.

STANDARDIZED MILITARY DRAWING	SIZE A		5962	-87701	
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL		SHEET 14	

TABLE II. Electrical test requirements.

 MIL-STD-883 test requirements	Subgroups Subgroups (per method 5005, table I)
 Interim electrical parameters (method 5004)	1
 Final electrical test parameters (method 5004)	1*,2,3,12
 Group A test requirements (method 5005)	1,2,3,4,5,6,9, 10**,11**,12
 Groups C and D end-point electrical parameters (method 5005)	1

* PDA applies to subgroup 1.
 ** Subgroups 10 and 11, if not tested, shall be guaranteed to the specified limits in table I.

5. PACKAGING

- 5.1 Packaging requirements. The requirements for packaging shall be in accordance with MIL-M-38510.
 - 6. NOTES
- 6.1 <u>Intended use</u>. Microcircuits conforming to this drawing are intended for use when military specifications do not exist and qualified military devices that will perform the required function are not available for OEM application. When a military specification exists and the product covered by this drawing has been qualified for listing on QPL-38510, the device specified herein will be inactivated and will not be used for new design. The QPL-38510 product shall be the preferred item for all applications.
- 6.2 Replaceability. Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.
- 6.3 Comments. Comments on this drawing should be directed to DESC-ECS, Dayton, Ohio 45444, or telephone 513-296-5375.

SIZE **STANDARDIZED** Α 5962-87701 MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER **REVISION LEVEL** SHEET DAYTON, OHIO 45444 15

DESC FORM 193A

SEP 87

6.4 <u>Approved sources of supply</u>. Approved sources of supply are listed herein. Additional sources will be added as they become available. The vendors listed herein have agreed to this drawing and a certificate of compliance (see 3.5 herein) has been submitted to DESC-ECS.

Military drawing part number 	Vendor CAGE number	Vendor similar part number <u>1</u> /
5962-8770101RX /	24355 54186 06665	AD7528SQ/883B MP7528SD/883 PM7528BR/883B
5962-87701012X	24355 54186 06665	 AD7528SE/883B MP7528SL/883 PM7528BRC/883B
5962-8770102RX /	24355 54186 06665	AD7528TQ/883B MP7528TD/883 PM7528BR/883B
5962-87701022X /	24355 54186 06665	AD7528TE/883B MP7528TL/883 PM7528BRC/883B
 5962-8770103RX / 	24355 54186 06665	AD7528UQ/883B MP7528UD/883 PM7528AR/883B
 5962-87701032X / 	24355 54186 06665	AD7528UE/883B MP7528UL/883 PM7528ARC/883B

 $\frac{1}{I}$ Caution. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.

Vendor CAGE number	Vendor name and address
06665	Precision Monolithics Incorporated 1500 Space Park Drive Santa Clara, CA 95050
24355	Analog Devices 1 Technology Way Norwood, MA 02062
54186	Micro Power Systems 3100 Alfred Street Santa Clara, CA 95054

STANDARDIZED MILITARY DRAWING	SIZE A		5962-87701			
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444			REVISION LEVEL		SHEET	
DAT FOR, OTHO 43444			В		16	

DESC FORM 193A SEP 87

± U. S. GOVERNMENT PRINTING OFFICE: 1988-549-90