
						•					RE	VISI	ONS													
LTR							1	DESC	CRIPT	ION								T	DATI	E (YR	-MO-D	A)	A	PPRO	OVED	
Α	Tec	hni	cal	cha	nges	to	tab	le I	. [Edit	oria	al c	chanç	ges	thre	ough	nou t		199	O AL	JG 8		We	eki	nor)
REV																										
SHEET											<u> </u>											_			<u> </u>	
REV			Α	Α	Α	Α	Α	Α	Α		ļ		_									_	L		<u> </u>	<u> </u>
SHEET		22	23	24	25	26	27	28	29		ļ		Ш									_				
REV ST		L	RE	V		Α	Α		Α		<u> </u>	_	Α	Α			Α							_	_	Α
OF SH	EE 12	1	SH	EET		1	2	3		5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21
PMIC N	l/A					PRE	PARE	D BY	#		,	<u></u>	, ,			DEE	ENC	E ELE	CTE	ONIC	39 PI	(PD	V C	NTE	R	
CTA		ירוכ	75	n		CHE	CKE		4	u	s	al	<u> </u>	+		JLF	_, 10				110 4			-1415	• •	
	NDAF MLITA			D			in	١.	id		\mathcal{C}	ic	h	/_												
1	RAW						PROV	ED B	/	36	T k	ma	MICROCIRCUITS, BIPOLAR, VMEBUS CONTROLI MONOLITHIC SILICON						OLLE	ER,						
THIS DE	RAWING					DR			PROV	/ ·	<u> </u>		_	十	SIZE	T		AGE (CODE		Т					
AND	AGENC TMENT	IES (OF TH	1E					198	7					A		6	672	68		{	59	62	-8	77	05
AMSC		Ur I	تا ال			REV	ISIO	V LEV	/EL		Α					SHE	ET		1		OF					1

DESC FORM 193 SEP 87

• U.S. GOVERNMENT PRINTING OFFICE: 1987 -- 748-129/60911



2. APPLICABLE DOCUMENTS

2.1 Government specification, standard, and bulletin. Unless otherwise specified, the following specification, standard, and bulletin of the issue listed in that issue of the Department of Defense Index of Specifications and Standards specified in the solicitation, form a part of this drawing to the extent specified herein.

SPECIFICATION

MILITARY

MIL-M-38510

- Microcircuits, General Specification for.

STANDARD

MILITARY

MIL-STD-883

Test Methods and Procedures for Microelectronics.

BULLETIN

MILITARY

MIL-BUL-103

List of Standardized Military Drawing (SMD's).

(Copies of the specification, standard, and bulletin required by manufacturers in connection with specific acquisition functions should be obtained from the contracting activity or as directed by the contracting activity.)

- 2.2 Order of precedence. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing shall take precedence.
 - 3. REQUIREMENTS
- 3.1 Item requirements. The individual item requirements shall be in accordance with 1.2.1 of MIL-STD-883, "Provisions for the use of MIL-STD-883 in conjunction with compliant non-JAN devices" and as specified herein.
- 3.2~ Design, construction, and physical dimensions. The design, construction, and physical dimensions shall be as specified in MIL-M-38510 and herein.
 - 3.2.1 Terminal connections. The terminal connections shall be as specified on figure 1.
 - 3.2.2 Case outline. The case outline shall be in accordance with 1.2.2 herein.
- 3.3 Electrical performance characteristics. Unless otherwise specified herein, the electrical performance characteristics are as specified in table I and shall apply over the full case operating temperature range.
- 3.4 Electrical test requirements. The electrical test requirements shall be the subgroups specified in table II. The electrical tests for each subgroup are described in table I.
- 3.5 Marking. Marking shall be in accordance with MIL-STD-883 (see 3.1 herein). The part shall be marked with the part number listed in 1.2 herein. In addition, the manufacturer's part number may also be marked as listed in MIL-BUL-103 (see 6.6 herein).

STANDARDIZED MILITARY DRAWING	SIZE A		5	962-87705	
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	A	SHEET 3	

TABLE	I. Ele	ctric	al perfo	rmance	characteris	tics.				
Test	 Symbol		Condi -55°C	tions < T _C	1/ 2/ 3/ < +125°C		up A groups	1	nits 	 Unit
DSI, ONBD, SLYN, VMEN, LBRN, RELSE, RESETN Input low current Input high current Input low voltage Input high voltage	IIIL IIIL	V ₁ = V ₁ =	0.4 V 2.7 V			1,	2, 3 2, 3 2, 3 2, 3	Min	Max -400 20 0.8	 μΑ μΑ V
ASN, MASN, BGINN, DTACKN, BERRN, LDTACKN, LBERRN Input low current Input high current Input low voltage Input high voltage	 - IIL IIH VIL VIH	 V ₁ = V ₁ =	0.4 V 2.7 V			1,	2, 3 2, 3 2, 3 2, 3	2.0	 -400 20 0.8	 μΑ μΑ Υ Υ
R/WN, CLK Input low current Input high current Input low voltage Input high voltage	 I I H I I I L I I L	V ₁ = V ₁ =	0.4 V 2.7 V			11,	2, 3 2, 3 2, 3 2, 3	2.0	 -800 40 0.8	 μΑ μΑ Υ Υ
BGOUTN, VMEENN, SLVSELN, DSENN, DENN, DDIR (low current totem pole) Output low voltage Output high voltage	 V _{OL} V _{OL}	I I _{OL}	= 8 mA, = -0.4 i	V _{CC} = π A , V _C	4.75 V C = 4.75 V	 1, 1,	2, 3 2, 3	2.7	0.5	 V V
MASTENN (high current totem pole) Output low voltage Output high voltage	 Y _{OL} Y _{OH}	I I OH	= 24 mA = -1.0 r	, V _{CC}	= 4.75 V C = 4.75 V	1,	2, 3 2, 3	2.7	0.5	 Y Y
MASN (low current three-state) Output low voltage Output high voltage	I v _{OL} v _{OH}	I I OL	= 8 mA, = -0.4 i	V _{CC} = πΑ, V _C	4.75 V C = 4.75 V	1,	2, 3	2.7	0.5	 v v
ASN (high current three-state) Output low voltage Output high voltage	I V _{OL} VOL	I I OH	= 48 mA = -3.0 i	, V _{CÇ}	= 4.75 V C = 4.75 V	1,	2, 3 2, 3	2.7	 0.5 	 Y Y
LDTACKN, LBERRN, LBGN (low current open collector) Output low voltage Output leakage current	I V _{OL}	I I _{OL}	= 8 mA,	V _{CC} =	4.75 V	1,	2, 3 2, 3		0.6	 γ μΑ
See footnotes at end of table.			CIZE	<u> </u>		T				***
STANDARDIZED MILITARY DRAWIN DEFENSE ELECTRONICS SUPPLY	SIZE A REVISION LEVEL					5962-87705 SHEET				

TABLE	I. Elec	ctrical pe	rforman	ce char	acter	ristics - 0	onti	nued.			
Test	 Symbol 	 Condi -55°(ions =	1/ <u>2</u> / <u>3</u> / 2 +125°0		Refer- ence no.		up A groups		mits	l 1 Unit 1
	<u>i</u>			<u>.</u>			<u> </u>		Min	Max	
OTACKN, BERRN, BRN, BBSYN (high current open		 			!						
collector) Output low voltage	I V _{OL}	$I_{OL} = 48$ $I_{VCC} = 4$	3 mA 75 V		i		1,	2, 3	İ	0.6	, γ
Output leakage current	I _{OH}	V _{OUT} = 1	5.25 V	· · · · · · · · · · · · · · · · · · ·			1,	2, 3		250	μ A
V _{CC} supply current	I IIcc I	VCC =	5.25 Y			 	l 1,	2, 3	 	 250 	 mA
Clock and general parameters	 									 	
CLK cycle time (clk)	lt ₁	 See figu						10, 11		i	ns
CLK low time (clk)	l t2	See figur				2		10, 11			l ns
CLK high time (clk)	t ₃ 	See figu 	es 2 to) 11, 13		3 	9,	10, 11	1 15	1	l ns
Asynchronous input setup	[[] 			1	
time to clk high ASN, MASN low	t ₄	 See figu	res 2 to	6, 11,	13	4	 9, 	10, 11	30		ns
ASN, MASN high	t ₅	See figu	res 2 to	7, 6	4/	5	9,	10, 11	25	i	ns
	t ₆	See figu			5/	6	19,	10, 11	. 20	İ	ns
	t ₇	See figur	res 4, 1	10, 11	5/			10, 11			l ns
	ltg Ita	See figu		, 0	5/ 5/			10, 11 10, 11		i I	l ns Ins
	t ₁₀	See figu		9, 13	4/			10, 11		 	ns
LBRN, RELSE, BGINN high	t ₁₁	See figu	res 7, 8	3	4/	11 -	19, 1	10, 11	10	İ 1	l ns
DSI low (end of slave cycle)	t ₁₂	See figu	es 4, 5	5, 6	<u>4</u> /	12	19, 	10, 11	30	İ 	l ns
Asynchronous input hold time from clk high	! 	 				! 	 		1		
ASN, MASN, DSI	t ₁₃	İ	6/			<u> </u>	9,	10, 11	i o	Ì	ns
ONBÒ, VMEN	t ₁₄	1	7/			•	19,	10, 11	.1 0	1	l ns
LBRN, RELSE, BGINN	t ₁₅ 	[]	<u></u> 6/				19, 	10, 11	. 2	1	l ns
Propagation, clk high to:	1 -					 					
BGOUTN low LBGN low	t ₁₆ t ₁₇	See figu See figu				16 17	19, 10	10, 11 10, 11	. 20 . 20	55 70	l ns I ns
LBGN high	t ₁₇ t ₁₈	See Tigui	6 13			1 1/		10, 11		1 46	1
BBSYN, BRN low	t ₁₉	See figu				19	19,	10, 11	. 17	53	
BBSYN, BRN high	t ₂₀	See figu	es 6, 1	13				10, 11		34	ns
ASN low ASN high	t ₂₁ t ₂₂	See figu See figu						10, 11 10, 11		41 40	l ns I ns
SLYSELN, VMEENN low	t ₂₃	See figu:			13			10, 11		60	ns
MASTENN Tow	t ₂₄	See figur				1 24 1		10, 11		1 42	ns
See footnotes at end of t	able.						`				
STANDARDIZ	ZED		SIZE								
MILITARY DRA	ì	A		1				962-87	705		
	DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444					ISION LEVEL	-		SHEE	Ε τ 5	

TABLE	I. Elec	trical performance	character	<u>istics</u> - C	ontinued.			
Test	 Symbol	Conditions <u>1</u> / -55°C < T _C < +	2/ 3/ 125°C		 Group A subgroups		nits	 Unit
1		-33 6 2 16 2		ence no.	Subgroups		Max	
BGINN high to BGOUTN	 t ₂₅ t ₂₇	See figure 9	<u>8</u> /		 9, 10, 11 9, 10, 11		17	ns ns
	 t ₂₈	See figures 2, 4	<u>9</u> /	28	! 9, 10, 11	10	, [i n:
(start of read cycle) DSI low to RWN low (end of read cycle)		See figures 2, 5	9/	29	9, 10, 11	10		ns
ddress decoding SLVN high after DTACKN l low	 t ₃₃	See figure 10] 33	 9, 10, 11 	22	 	l l ns
VMEN, ONBD valid after MASN high	t ₃₄	See figures 2, 3	<u>9</u> /	1 34 I	9, 10, 11 	10 	 	n:
MASN high DSI low	t ₃₅ t ₃₆ t ₃₇	See figures 2, 3 See figures 2, 3, See figure 4	4 <u>10/</u> 10/	36	9, 10, 11 9, 10, 11 9, 10, 11 	20		n: n: n:
NEbus acquisition ASN low to BGINN low (early release by other master)	 t _{38A} 	See figures 6, 13	<u>9</u> /	38A	 9, 10, 11 	10		n:
	t ₄₀ t ₄₂	See figures 6, 13 See figure 6	11/ 12/		9, 10, 11 9, 10, 11		15 57	n: n
	t43A	See figures 6, 9,	13 <u>9</u> /	43A 	9, 10, 11	0		l n
	 t ₄₆ t ₄₇ t ₄₈	See figures 2, 3 See figures 3, 6 See figures 3, 6	13/ 14/ 15/	47	 9, 10, 11 9, 10, 11 9, 10, 11		 14 36 11	
(write) DTACKN and BERRN high to DENN low (write, lst bus cycle or preceded by read)	 t49 	See figure 3	<u>15</u> /	 49 . 	9, 10, 11	14	41	 n
DENN low to DSENN low (write)	t ₅₀	See figure 3	13/	50 50	9, 10, 11		2 c1k +53	
R/WN high to DDIR low DDIR low to DENN low	t ₅₁ t ₅₂	See figures 2, 4, See figure 2	6 <u>16</u> /		9, 10, 11 9, 10, 11		40 26	l n
(read) DSI high to DENN low (read)	 t ₅₃	See figure 2	<u>16</u> /	 53 	9, 10, 11	10	1 30 	l l n
DSI high to DSENN low (read)	t ₅₄	See figure 2	14/	54 	9, 10, 11	14	45	n
DTACKN and BERRN high to DSENN low	t ₅₅	See figures 2, 3	<u>13/ 14/</u>	55 	9, 10, 11	 15 	51	l I

STANDARDIZED MILITARY DRAWING	SIZE A		5:	962-87705	
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	-	SHEET 6	;

TABLE	I. <u>Elec</u>	trical pe	rforman	ice cha	racter	istics - C	ont	inued				
Test	Symbol	Condit	tions :	1/ 2/ 3	<u>(</u>	Refer- ence no.		oup A	1	Lim	its	Unit
		-55 (chec no.	1	,g, ou	<u> </u>	Min	Max	
/MEbus master cycles DTACKN or BERRN low to LDTACKN or LBERRN low		 See figur 	res 2, 3	3		 56	 9,	10,	11		66	ns
		 See figun	res 2, 3	3	<u>9</u> /	57 I	9, 	10,	11	0 İ		ns
DSI low to DSENN high MASN high to DSENN high R/WN high to DSENN high	t59	 See figur See figur See figur	res 2,		17/ 17/ 18/	59	19,	10, 10, 10,	11	j 1	37 50 32	ns ns ns
(after a write) MASN high to DENN high	t ₆₂	l See figur	re 2		<u>19</u> /	62	19,	10,	11	!	5 0	ns
(read) DSI low to DENN high	t ₆₃	 See figur 	re 2		19/	63	9,	10,	11	 	39	ns
(read) R/WN high to DENN high (write)	t ₆₄	 See figu: 	re 3		20/	64	9,	10,	11	ļ	30	ns
DSENN high to LDTACKN and LBERRN high	t ₆₅	 See figu	res 2, 3	3	21/	65	9, I	10,	11		54	ns
DTACKN and BERRN high to LDTACKN and LBERRN high		See figu 	res 2, 3	3	21/	66 	9, 	10,	11	 	17	ns
high or DENN high	t ₇₁ 	 See figu See figur 			9/	 67 71		10, 10,		2 c1k 7 7		ns ns
(early release, write DENN (write) and VMEENN high to ASN high (early release)		 See figun 	re 7			 73 	9,	10,	11	-6	2	l ns
ASN high to ASN released (early release)	 t ₇₄ 	 See figu 	re 7			74 	9,	10,	11	6	52 	l ns 1
DENN (write) and VMEENN high to BBSYN high (intercycle release)	t76	See figun	re 8			76 	9, 	10,	11	0	19 	l ns
BBSYN high to RELSE low	t77	See figu	res 7,	8	<u>9</u> /	j 77	9,	10,	11	- 0		l ns
high (clock at which (external) ASN is	t ₇₈	 See figu 	res 4,	6, 13	<u>22</u> /	 78 	19,	10,	11	13	30	l ns
	 t79	 See figu	res 4,	6, 13	22/	79	9,	10,	11		- 18	ns
high SLVSELN high to MASTENN high	t ₈₀	 See figu: 	re 4		22/	80	9,	10,	11	18	1 35 	l ns
VMEENN low to DDIR change	t _{81A}	 See figu	res 4,	6		81A	9, 	10,	11	-1	 16 	ns
See footnotes at end of t	able.						·		-			
STANDARDIZ MILITARY DRA			SIZE A			·		<u>-</u>	59	062-87	705	
DEFENSE ELECTRONICS S DAYTON, OHIO	SUPPLY CE				RE	VISION LEVE	<u>. </u>			SHEE		

TABLE	I. Elec	trical pe	rformanc	e charac	cteri	istics - C	ont	inued				
Test	Symbol	 Condit	ions <u>1</u> /	2/ <u>3</u> /		Refer- ence no.		oup A		Lin	iits	Unit
		-55 (· <u>- · · · · · · · · · · · · · · · · · ·</u>			chec ho.			1	Min	Max	
VMEbus slave cycles R/WN low to DDIR low DDIR low to DENN low (write)	 t ₈₅ t ₈₆	 See figur See figur 	res 5, 6 res 5, 6	<u>2</u>	3/	85 86	 9, 9,	10, 1 10, 1	1	16 7 7	45 25	ns ns
LDTACKN and LBERRN high to DENN low (write)	t ₈₇	See figu	^e 5	2	<u>23/</u> į	87	9,	10, 1	1	10	35	ns !
R/WN high to DDIR high DDIR high to DENN low	t ₈₈	 See figu See figu		2	24/			10, 1 10, 1		4	17 12	ns ns
(read) DSI high to DENN low	t ₉₁	 See figu	~e 4	2	24/	91	9,	10, 1	1	j	29	ns
(read) SLYSELN low and DSI high to LDTACKN or	 t ₉₂	 See figu <u>9</u> / <u>25</u> /	res 4, 5,	6, 11	1	92	19,	10, 1	1	0		ns
LBERRN low LDTACKN or LBERRN low to DTACKN or BERRN	t93	l See figur 	res 4, 5,	6, 11	 	93	9,	10, 1	1		48	ns
low LDTACKN or LBERRN low	t94	 See figur	res 5, 6,	,		94	 9,	10, 1	1	10	27	ns
to DENN high (write) DTACKN or BERRN low to DSI low or ASN high	t94A	 See figu	res 4, 5,	6, 11	9/	94A	9,	10, 1	1	0		ns
DSI low to DENN high (read)	t ₉₅	 See figu	re 4		ļ	95	9,	10, 1	1		22	l ns
ASN high to SLVSELN	 t ₉₆	See figu	res 4, 5,	, 11, 13	3	96	9,	10, 1	1	14	35	ns
	t ₉₇	 See figu	res 4, 5	, 6	İ	97	9,	10, 1	1	14	32	l ns
BERRN high DENN high to DTACKN and BERRN high	t97A	ı See figuı 	^e 4		 	97A	9,	10, 1	1	0	20	ns I
DSI low to LDTACKN and	t ₉₈	 See figu 9/ 26/ 2		6, 13		98	9,	10, 1	1	0	35	ns I
LBERRN high LDTACKN and LBERRN high to (next) DSI high	t99	See figui		9/ 2	26/	99	9,	10, 1	1	0		ns
DENN VMEbus slave write high (clock	 t ₁₀₀ 	 See figu 	re 11	2	28/	100	 9, 	10, 1	1		c1k +40	 ns
DENN (VMEbus slave	 t ₁₀₁ 	 See figun 	re 11	2	28/	101	 9,	10, 1	1	10	40	l ns
write) high YMEN low to YMEENN, DENN (YMEbus slave	t ₁₀₂	! !		2	28/		9,	10, 1	1	9	26	l ns
write) high SLYSELN high to VMEENN, DENN (VMEbus slave write) high	t ₁₀₃	 See figun 	res 6, 11	l, 13 <u>2</u>	28/ 	103	 9, 	10, 1	1	0	! 	l Ins I
See footnotes at end of t	able.						-					
STANDARDIZ	SIZE						-					
MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER				<u> </u>	5962-87705 REVISION LEVEL SHEET							
DAYTON, OHIO	15444			A 8								

Test	1	1											<u>ı</u>	
· · · · · · · · · · · · · · · · · · ·	Symbol	Cor	nditio 55°C <u><</u>	ns	$\frac{1}{2}$	/ 3/	į			oup /		Lim	nits	Unit
		-:		_ 'C	< +1			ence no.	Sui	og rot	1 sdr	Min	Max	
/MEbus slave cycles Clock high to YMEENN, DENN (YMEbus slave write) high (clock at which DSI (selected) is detected low	 t ₁₀₄ 	See f	igures	6,	13	<u>:</u>	28/	104	19,	10,	11	10	40	ns
Onboard cycles MASN high to SLVSELN high	t ₁₁₁	See f	igure	11				111	 9, 	10,	11	10	40	ns
OMAC-type operation Clock high to MASN active (clock from which BBSYN is driven high)	 t ₁₁₂ 	 See f	igure	12			29/	 112 	 9, 	10,	11	22	60	ns
ASN high to MASN active		See f					29/	113	9,	10,	11	00	20	l ns
	t114	See f						114 115	19, 10	10, 10,	111	20 5		
	t ₁₁₅	See f See f	igure	12			30/			10,			48	ns
released	t ₁₁₆	1	rgure			-		1	Ϊ,	,				
	t ₁₁₇	See f	igure	12			30/	117	Ϊ9, Ι	10,	11		I 50	ns
LBGN low to LBRN high	t ₁₂₂	See f	igure	13			· <u>9</u> /	122	9,	10,	11	l 0	 	l ns
BGINN low to BGOUTN low	t ₂₆	1 Coo f	2	a				1 00	10					
		1	igure		· · · · · · · · · · · · · · · · · · ·			26 	9, -	10,	11	clk +18 	2 c1k +78	l ns
Address decoding ASN low to SLVN valid	 t ₃₀	1 	igure		5, 6	5, 13	31/	1	 	10,		+18 		
Address decoding ASN low to SLVN valid MASN low to VMEN valid	 t ₃₀	1 	igure	s 4,				 30	 9,		11	+18 	+78 clk -30 clk	
ASN low to SLVN valid	 t ₃₀ t ₃₁	 See f See f	igure	s 4,	3,	5, 11	31/] 30 31	 9, 9,	10,	11 11	+18 	+78 clk -30	
ASN low to SLVN valid MASN low to VMEN valid	t ₃₀	 See f	igure:	s 4, s 2, s 2,	3,	5, 11	31/] 30 31	 9, 9, 9,	10, 10,	11 11 11	+18 	+78 clk -30 clk -30 clk -22	ns ns ns ns ns ns ns ns
ASN low to SLVN valid MASN low to VMEN valid MASN low to ONBD valid VNEbus acquisition	t ₃₀	 See f	igure:	s 4, s 2, s 2,	3, (5, 11	31/	30 31 32	 9, 9, 9,	10, 10, 10,	11 11 11	+18 c1k +20 c1k	+78 c1k -30 c1k -30 c1k -22 c1k +83 2 c1k	ns ns ns ns ns ns ns
ASN low to SLVN valid MASN low to VMEN valid MASN low to ONBD valid VMEDus acquisition MASN low to BRN low BGINN low to BBSYN low BGINN low to VMEENN	t ₃₀	 See f See f See f	igure: igure: igure:	s 4, s 2, s 2, 6	3, (5, 11	31/	30 31 32 38	 	10, 10, 10,	11 11 11 11	+18	+78 c1k -30 c1k -22 l2 c1k +83 2 c1k +76 2 c1k	
ASN low to SLVN valid MASN low to VMEN valid MASN low to ONBD valid VNEbus acquisition MASN low to BRN low BGINN low to BBSYN low BGINN low to VMEENN low, DENN low (write) BGINN low to DENN low	t ₃₀		igure igure igure igure igure	s 4, s 2, s 2, 6 s 6,	3, (5, 11	31/ 31/ 32/	30 31 32 38 39	 9, 9, 1, 9,	10, 10, 10,	11 11 11 11 11 11	+18	+78 c1k -30 c1k -30 c1k -22 2 c1k +83 2 c1k +38 2 c1k	
ASN low to SLVN valid MASN low to VMEN valid MASN low to ONBD valid VNEbus acquisition MASN low to BRN low BGINN low to BBSYN low BGINN low to VMEENN low, DENN low (write)	t30 t31 t32 t38 t39	See f See f See f See f See f	igure: igure: igure: igure igure igure	s 4, s 2, s 2, 6 s 6, 6	3, (5, 11	31/ 31/ 32/ 11/	30 31 32 38 39 41	 9, 9, 9, 9, 9,	10, 10, 10, 10, 10,	11 11 11 11 11 11 11	+18 	+78 c1k -30 c1k -30 c1k -22 l 2 c1k +76 2 c1k +78 2 c1k +60 2 c1k	
ASN low to SLVN valid MASN low to VMEN valid MASN low to ONBD valid VNEbus acquisition MASN low to BRN low BGINN low to BBSYN low BGINN low to VMEENN low, DENN low (write) BGINN low to DENN low (read) VMEENN low to ASN low	t30	See f See	igure: igure: igure: igure igure igure	s 4, s 2, s 2, 6 s 6, 6	3, (5, 11	31/ 31/ 32/ 11/ 16/	30 31 32 38 39 41 41A	 9, 9, 9, 9, 9,	10, 10, 10, 10, 10,	11 11 11 11 11 11 11	+18 	+78 c1k -30 c1k -30 c1k -22 l 2 c1k +76 2 c1k +78 2 c1k +60 2 c1k	
ASN low to SLVN valid MASN low to VMEN valid MASN low to ONBD valid VNEDus acquisition MASN low to BRN low BGINN low to BBSYN low BGINN low to VMEENN low, DENN low (write) BGINN low to DENN low (read)	t30	See f See	igure: igure: igure: igure igure igure	s 4, s 2, s 2, 6 s 6, 6	3, (3, (5, 11	31/ 31/ 32/ 11/ 16/	30 31 32 38 39 41 41A	 9, 9, 9, 9, 9,	10, 10, 10, 10, 10,	11 11 11 11 11 11 11 11	+18 	+78 c1k -30 c1k -30 c1k -22 l 2 c1k +83 2 c1k +38 2 c1k +60 2 c1k	

Test	Symbol	Con -5	ditions 5°C <u><</u> T _C	1/ 2/ < +125	3/ °C	Refer- ence no.		oup / ogrou			nits Max	Unit
he following parameters h uaranteed but not tested	ave bee separat	n deriv	ed direc	tly fro	m ac el	ectrical (char	acte	eris	stics,	and ar	·е
MEbus master cycles ASN high (successive VMEbus master cycles)	t44	 See fi 	gures 2,	3	33/ 33/	44	 9, 	10,	11	2 c1k		l ns
MASN low to ASN low (subsequent cycle retaining VMEbus	t ₄₅	See fi -	gures 2,	3	33/	45	9, 	10,	11		2 clk +70	ns
control) MASN low to DENN low	t53A	l See fi	gure 2		16/	53A	1 9,	10,	11		2 c1k	ns
(read) MASN high to ASN high (unless early release)	t ₆₁	 See fi 	gures 2,	3	 	61	 9, 	10,	11		+60 2 c1k +75	ns
ME bus release BGINN high to BBSYN high	t ₆₈	 See fi 	gures 7,	8	21/	68	 9,	10,	11		 2 clk +35	
RELSE high to BBSYN high	t ₆₉	 See fi 	igures 7,	. 8	34/	69	9, 	10,	11		2 c1k +42	
ASN low to BBSYN high (early release)	t ₇₀	See fi 	igure 7		1	· 70	9, 	10,	11	c1k -8	 	l ns
ASN high to BBSYN high (intercycle release)	t75	See fi 	igure 8			75	9, 	10,	11	c1k -6		ns
laster to slave switching MASTENN high to VMENN low	t ₈₁	 See fi 	gures 4,	13	! ! !	81	 9, 	10,	11	8	 clk +13	ns
	t ₈₂	See fi 	igures 4,	6, 13	<u>35</u> /	82	ј9, 	10,	11	c1k -20	c1k	ns
/ME slave cycles SLVSELN high (successive slave	 t ₈₃ 	 See fi 	igure 5		<u>35</u> /	83	 9, 	10,		 3 clk +56		
cycles) ASN low to SLVSELN low (already in slave	t ₈₄	 See fi 	igure 5		35/	84	 9, 	10,	11		l 2 c1k +74	
state) ASN low to DENN low (read)	t ₉₀	 See fi 	igure 4		24/	90	19, 1	10,	11		2 c1k +80	
See footnotes at end of t	able.											
STANDARDIZED MILITARY DRAWING				Æ						962-87		

TABLE	TABLE I. Electrical performance characteristics - Continued.														
Test	 Symbol 	Conditions $\frac{1}{2} \frac{2}{3}$ -55°C \leq T _C \leq +125°C	Refer- ence no.	 Group A subgroups 	Limits Min Max	Unit									
The following parameters I guaranteed but not tested			electrical	characteri	stics, and ar	re									
Slave to master switching VMEENN high to MASTENN low		 See figures 6, 11, 13 	105	9, 10, 11	-17	ns									
	t ₁₀₇	See figures 6, 13 <u>11</u> / <u>19</u> 	5/ 107	9, 10, 11	-24 	ns									
(read, next cycle on	 t _{107A} 	 See figure 6 10	5/ 107A	9, 10, 11	 -5 20 	ns									
VMEbus) MASTENN low to SLVSELN low (if next cycle on board	 t ₁₀₈ 	 See figure 11 <u>30</u> 	5/ 108	9, 10, 11	c1k c1k -28 +17	ns									
(successive onboard	 t ₁₀₉	 See figure 11 30	5/ 109	9, 10, 11	 3 clk +22	ns									
cycles) MASN low to SLVSELN low (MASTENN already low)	t ₁₁₀	See figure 11 30	5/ 110	9, 10, 11	clk 2 clk +11 +63	ns									
DMAC-type operations LBRN low to BRN low (if BBSYN released) LBRN low to LBGN low	 t ₁₁₈ t ₁₁₉	 See figure 13 3	118	1	 	l ns									
BGINN low to LBGN low (ASN high) (ASN low)	 t ₁₂₀ 	 See figure 13 	1 120	İ	+18 +69 c1k 2 c1k +18 +69 2 c1k 3 c1k	l ns									
MASN low (output) to LBGN low	 t ₁₂₁	 See figure 13 	121	9, 10, 11	+18 +69	ns									
LBRN high to LBGN high	t ₁₂₃	See figure 13 38	123	9, 10, 11	clk 2 clk +10 +69	ns									
LBRN high to BBSYN high	t ₁₂₄	See figures 7, 8 3	3/ 124	9, 10, 11	clk 2 clk +12 +56	ns									
ASN high to LBGN high (selected)	 t ₁₂₅ 	See figures 13 38	125	9, 10, 11	2 clk 3 clk +15 +71										
DSI low to LBGN high (selected)	t ₁₂₆	See figures 13 38	3/ 126	9, 10, 11 	2 clk 3 clk +15 +76	ns									

^{1/} For operating at elevated temperatures, the device must be derated based on +175°C maximum junction temperature.


2/ Parameters are valid over specified temperature range.


4/ These setup times guarantee recognition at a rising edge of CLK, but the device will operate correctly if they are not met. If the asynchronous input is changed between the setup and hold times, the new state of the input may be recognized at this clock or the following clock.


STANDARDIZED MILITARY DRAWING	SIZE A		5:	962-87705	
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	A	SHEET	

^{3/} All voltage measurements are referenced to ground (V_{SS}). For testing, all signals swing between 0.4 V and 2.4 V with a transition time of 10 ns maximum. All time measurements are referenced at input voltages of 1.5 V.

These setup times are required on the rising edge of CLK following the one on which ASN or MASN is first recognized low. If parameters 30, 31, and 32 are met, these parameters are automatically guaranteed. These hold times guarantee (continued) recognition of the signal state at a rising edge of CLK, but the device will operate correctly if they are not met. These hold times are required on the rising edge of CLK preceding the one on which MASN is first recognized high. Parameter 34 provides a more straightforward requirement which quarantees these times. This parameter applies after V_{CC} and the clock signal are both within the specified limits. Guaranteed if not tested. These minimum times are to guarantee recognition. 10/ YMEENN is driven low only when 41, 42, and 107 have been met. 11/ Applies to ASN of VMEbus cycle which does not select this board as a slave. In a write operation, DSENN goes low when 46, 50, and 55 are met. Fifty-five is significant 13/ only for subsequent cycles in a series of writes with R/WN held low throughout. In a read operation, DSENN goes low when 46, 54, and 55 are met. In a write operation, DENN goes low when 41, 42, 48, 49, and 107 are met. Forty-nine does not apply for subsequent cycles in a series of writes if R/WN is held low throughout. In a read operation, DENN goes low when 52 and 53 are met. 15/ 16/ DSENN goes high when either 58 or 59 is met. 17/ Applies only if R/WN remains low after a write cycle, so that DSENN goes low again. In a read operation, DENN goes high when either 63 or 64 is met. **T9**/ 20/ In a write operation, DENN goes high when either 64 or 71 is met. LDTACKN and LBERRN go high when either 65 or 66 is met. MASTENN goes high when 78, 79, and 80 are all met. In a write operation, DENN goes low when 86 and 87 are met.
In a read operation, DENN goes low when 89, 90, and 91 are met.
The onboard slave(s) should wait for both SLVSELN and DSI before driving a response. 23/ <u>25</u>/ Since BUSCON itself terminates DTACKN and BERRN when DSI goes low, the onboard slaves must meet this requirement to assure that a "lingering" LDTACKN or LBERRN is not presented as DTACKN or BERRN when the next DSI occurs. Ninety-nine is the real requirement. Ninety-eight maximum is derived from it, plus the 40 ns minimum high time of VMEbus data strobes and an allowance for receiver skew. The onboard slave(s) must meet this requirement so that the local response is not inadvertently 27/ presented to the onboard master. YMEENN goes high only when 100, (101 or 102), 103, and 104 are met. One hundred and four applies only if VMEbus slave cycle (with this board) is ending. MASN is driven out of Hi-Z state only when 112 and 113 are met. MASN is released to Hi-Z state only when 116 and 117 are met. 30/ These parameters guarantee parameters 6 through 10, but are not absolute requirements. If 31/ these parameters are not met, parameters 6 through 10, and 14 must be met for each clock edge from the one following the edge on which MASN or ASN is recognized low, until MASN or ASN goes BRN is driven low, and this acquisition sequence applies, only if BBSYN is high. ASN goes low when 43, 44, and 45 are met, 44 is not applicable on the first cycle after 33/ acquiring the VMEbus. BBSYN is always released in response to BGINN, RELSE, and LBRN all high. However, if this 34/ condition is detected during a clock period in which the decision to change ASN is made, the release of BBSYN is delayed one clock period so that 70 or 75 is met. SLVSELN goes low when 82, 83, and 84 (as applicable) are met. SLYSELN goes low when 108, 109, and 110 (as applicable) are met. 36/ The max figure applies only if BUSCON has kept VMEbus control (i.e., if BBSYN is low). LBGN goes high only when 123, 125, and 126 are met, but 125 and 126 apply only if a VMEbus slave cycle (with this board) is in progress. 37/ 38/ SIZE STANDARDIZED Α 5962-87705 MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER REVISION LEVEL SHEET DAYTON, OHIO 45444 12













FIGURE 4. Switching waveforms (slave read cycle starting in master mode).

STANDARDIZED MILITARY DRAWING	SIZE A		59	962-87705	
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	-	SHEET 1	6










FIGURE 8. Switching waveforms (intercycle VMEbus release).

STANDARDIZED MILITARY DRAW!NG	SIZE A		5:	962-87705	
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		 REVISION LEVEL	_	SHEET 20)




FIGURE 9. Switching waveform (passing a bus grant including earliest possible bus request thereafter).






FIGURE 10. Switching waveform (nonselecting cycle on VMEbus)

STANDARDIZED MILITARY DRAWING	SIZE A	E .		5962-87705		
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444			REVISION LEVEL	A	SHEET 21	





- 3.6 Certificate of compliance. A certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-BUL-103 (see 6.6 herein). The certificate of compliance submitted to DESC-ECC prior to listing as an approved source of supply shall affirm that the manufacturer's product meets the requirements of MIL-STD-883 (see 3.1 herein) and the requirements herein.
- 3.7 Certificate of conformance. A certificate of conformance as required in MIL-STD-883 (see 3.1 herein) shall be provided with each lot of microcircuits delivered to this drawing.
- 3.8 Notification of change. Notification of change to DESC-ECC shall be required in accordance with MIL-STD-883 (see 3.1 herein).
- 3.9 <u>Verification and review.</u> DESC, DESC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.
 - 4. QUALITY ASSURANCE PROVISIONS
- 4.1 <u>Sampling and inspection</u>. Sampling and inspection procedures shall be in accordance with section 4 of MIL-M-38510 to the extent specified in MIL-STD-883 (see 3.1 herein).
- 4.2 <u>Screening</u>. Screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection. The following additional criteria shall apply:
 - a. Burn-in test, method 1015 of MIL-STD-883.
 - (1) Test condition A using the circuit submitted with the certificate of compliance (see 3.6 herein).
 - (2) $T_A = +125^{\circ}C$, minimum.
 - b. Interim and final electrical test parameters shall be as specified in table II herein, except interim electrical parameter tests prior to burn-in are optional at the discretion of the manufacturer.
- 4.3 Quality conformance inspection. Quality conformance inspection shall be in accordance with method $\overline{5005}$ of MIL-STD-883 including groups A, B, C, and D inspections. The following additional criteria shall apply.
 - 4.3.1 Group A inspection.
 - a. Tests shall be as specified in table II herein.
 - b. Subgroups 4, 5, and 6 in table I, method 5005 of MIL-STD-883 shall be omitted.
 - c. Subgroups 7 and 8 shall consist of verifying the pin functions described in 6.6.
 - 4.3.2 Groups C and D inspections.
 - a. End-point electrical parameters shall be as specified in table II herein.
 - b. Steady-state life test conditions, method 1005 of MIL-STD-883.
 - (1) Test condition A using the circuit submitted with the certificate of compliance (see 3.6 herein).
 - (2) $T_A = +125^{\circ}C$, minimum.
 - (3) Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.

STANDARDIZED MILITARY DRAWING	SIZE A			Ę	5962-87705
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444			REVISION LEVEL	A	SHEET 24

TABLE II. Electrical test requirements.

MIL-STD-883 test requirements	Subgroups (per method 5005, table I) 1/
 Interim electrical parameters (method 5004)	1
 Final electrical test parameters (method 5004)	1*,2,3,7,8, 9,10,11
	1,2,3,7,8, 9,10,11
Groups C and D end-point electrical parameters (method 5005)	1,2,3

*PDA applies to subgroup 1.

5. PACKAGING

5.1 Packaging requirements. The requirements for packaging shall be in accordance with MIL-M-38510.

6. NOTES

- 6.1 Intended use. Microcircuits conforming to this drawing are intended for use when military specifications do not exist and qualified military devices that will perform the required function are not available for OEM application. When a military specification exists and the product covered by this drawing has been qualified for listing on QPL-38510, the device specified herein will be inactivated and will not be used for new design. The QPL-38510 product shall be the preferred item for all applications.
- 6.2 Replaceability. Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.
- 6.3 Configuration control of SMD's. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished in accordance with MIL-STD-481 using DD Form 1693, Engineering Change Proposal (Short Form).
- 6.4 Record of users. Military and industrial users shall inform Defense Electronics Supply Center when a system application requires configuration control and the applicable SMD. DESC will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronics devices (FSC 5962) should contact DESC-ECC, telephone (513) 296-8528.
- 6.5 Comments. Comments on this drawing should be directed to DESC-ECC, Dayton, Ohio 45444, or telephone (513) 296-8528.

STANDARDIZED
MILITARY DRAWING
DEFENSE ELECTRONICS SUPPLY CENTER
DAYTON, OHIO 45444

SIZE
A
5962-87705

REVISION LEVEL
A
25

Any subgroup at the same temperature may be combined using a multifunction tester.

6.6 Pin descriptions.

 Mnemonic 	 Pin no.	l Type	Name and function
CLK	16	I	Clock: User-supplied clock signal.
SLYN	14	I	Slave: Active-low decode of the VMEbus address and address modifier lines indicating that the current cycle is for this board. SLYN should not be qualified with ASN nor VMEENN. It is first sampled on the rising clock edge after the rising edge on which ASN is first detected. It must remain valid until after the next low-going edge on DTACK or or BERRN. In a master-only application, SLYN should be pulled to VCC.
ASN	20	1/0	Address strobe: Direct connect to VMEbus ASN.
VMEN	11	I	VME decode: Active-low decode of the master's address lines, indicating that the master's current cycle is for a slave on the VMEbus. VMEN should not be qualified with MASN nor MASTENN. It is first sampled on the rising clock edge after the one on which MASN is first detected. Thereafter, it must remain valid until MASN goes false (high). In a slave-only configuration, VMEN should be pulled up to VCC.
LBRN 	17	l I	Local bus request: Connected to the low-active bus request output of a DMA controller. Typically tied to a high logic level in processor-type interfaces.
ONBD	12 	I 	Onboard: Active-high decode of the master's address lines, indicating that the master's current cycle is for an onboard slave that is dual-ported with the YMEbus. ONBD should not be qualified with MASN or MASTENN. It is first sampled on the rising clock edge after the one on which MASN is first detected. Thereafter, it must remain valid until after MASN goes false (high). In a master-only or slave-only application, ONBD should be grounded. If a master/slave configuration does not contain "local slaves" as shown on figure 3, YMEN and ONBD should both be connected to an active-low "YME decode". A cycle between the onboard master and a local slave (YMEN high, ONBD low) is ignored by BUSCON, and can proceed concurrently with a cycle between another YMEbus master and an onboard dual-ported slave.
MASN	 28 	 I I/0	Master's address strobe: RMW and sequential VMEbus master cycles are accomplished by holding MASN low across several data strobes. If LBGN is high at the end of the RESETN low time, the state of ASN is driven onton MASN whenever BUSCON does not have control of the VMEbus. In a slaveonly application, MASN should be pulled up to VCC.

STANDARDIZED MILITARY DRAWING	SIZE A			5962-87705		
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444			REVISION LEVEL A		SHEET 26	

 Mnemonic 	Pin no.	 Type 	Name and function
MASTENN	25	0	Master enable: In a master/slave application, the low state of this signal enables the master onto the shared bus and enables shared-bus responses back to the master. MASTENN also provides the direction control for the VMEbus address transceivers.
VMEENN	1	0	YME enable: Active-low enable for the VMEbus address drivers (master-only) or transceivers (master/slave).
SLVSELN	2	0	Slave select: Active-low select for the onboard slave resources (the shared/dual ported slaves in a master/slave application). Derived from MASN and ONBD, or from ASN and SLYN. If necessary, MASTENN and VMEENN are cycled to provide address setup time before SLVSELN is asserted.
BRN	23	0	Bus request: Active-low, open collector VMEbus request. Direct connect to the selected level among VMEbus BRO to BR3.
BGINN	27	I	Bus grant in: Direct connect to the selected level among VMEbus BGOIN to BG3IN.
BGOUTN	26	0	Bus grant out: Direct connect to the selected level among VMEbus BGOOUT to BG3OUT.
BBSYN	24	0	Bus busy: Active-low, open collector direct connect to VMEbus BBSY.
LBGN	4	I/0	Local bus grant: Active-low, open collector. Can be connected to the bus grant input of a DMA controller. Asserted when LBRN is low and the BUSCON has control of the VMEbus. Grounded, or driven low during RESET, to prevent the ASN state being driven onto MASN when the BUSCON is not in control of the VMEbus.
RELSE	10	I	Release: Active-high signal indicating that the onboard logic wants to release control of the VMEbus. In DMA controller applications, the BGACKN output of the DMAC should be connected to (or positive-logic ANDed into) this signal.
DTACKN	19 	I/0 0	Data transfer acknowledge: Active-low, open collector. Direct connect to VMEbus DTACK.
BERRN	22	I/0 0	Bus error: Active-low, open collector. Direct connect to YMEbus BERR.

STANDARDIZED MILITARY DRAWING	SIZE A				5962-87705	
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444			REVISION LEVEL	A	SHEE T 27	

Mnemonic	Pin no.	 Type 	Name and function
LDTACKN	7	0, I/0 I	Local DTACK: Active-low, open collector. Output to onboard master and/or input from onboard slave.
LBERRN	6	0, I/0 I I	Local bus error: Onboard active-low, open collector. Output to onboard master and/or input from onboard slave.
DSI	3	I	Data strobe: The high-active or of the onboard data strobes, which may be from the onboard master or VMEbus master.
DSENN	5	0	Data strobe enable: Low-active, used to enable the onboard data strobes onto the VMEbus.
R/WN	13	I I	Read/write: Onboard R/W signal from the onboard master or VMEbus master.
DDIR	15	0	Data direction control: Direction control for VMEbus data transceivers. A high level indicates the "onboard-to- VMEbus" direction.
DENN	9	0	Data enable: Low-active enable for YMEbus data transceivers.
RESETN	18	I	RESET: Low-active reset. Clears BUSCON logic.
Vcc	8	I I	Power supply: +5 volts.
GND	21	 I 	Ground: 0 Y reference.

STANDARDIZED MILITARY DRAWING	SIZE A			5962-87705		
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444			REVISION LEVEL	A	SHEET 28	

6.7 Approved source of supply. An approved source of supply is listed in MIL-BUL-103.
Additional sources will be added to MIL-BUL-103 as they become available. The vendor listed in MIL-BUL-103 has agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to and accepted by DESC-ECC. The approved source listed below is for information purposes only and is current only to the date of the last action of this document.

	Vendor CAGE number	Vendor similar part number 1/
5962-8770501XX	18324	68172/BXA

1/ Caution. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.

Vendor CAGE number

18324

Vendor name and address

Signetics Corporation 1275 South 800 East Street Orem, UT 84058 Point of contact: 811 E.

811 E. Arques

Sunnyvale, CA 94088-3409

STANDARDIZED MILITARY DRAWING

DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444

SIZE Α 5962-87705 **REVISION LEVEL** SHEET 29