											R	EVIS	101	IS		_				-						
LTR								DES	CRI	РТЮ	N								DA	TE (Y	R-MC	)-DA)		APPI	ROVE	D
REV	T					Τ	Т	_	1	Γ	T -	Ī	Γ		Τ		T	1	Γ-	1	Γ-	_	Γ-	<u> </u>	т—	
SHEET	$\dashv$	$\dashv$	-		_	╂─	┢	-	_	╁	-	┝	_	$\vdash$	<del> </del>	_	╁	_	ļ	-	<u> </u>	┝	ļ	ļ.,	├	$\vdash$
REV	7					$\vdash$	╁	$\vdash$	-	┢	<del> </del>	╫	-	┝	╁┈	-	╁		╁	<del> </del>	-	┢	┢		╂—	Н
SHEET	T	22	23		_	$\vdash$				╅			$\vdash$	H	$\dagger$		<del> </del>	$\vdash$	<del>                                     </del>	╁─	-	╁	-	<del>  -</del>		$\vdash$
REV STAT	JS	T	RE	v			T		┢						十一	-	$\vdash$				-		<u> </u>	╫		Н
OF SHEE		Γ	SH	EET		1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21
PMIC N/A						$\mathcal{L}$	PARE	رادون	- mel	10		ane			1.0		ENS	E ELI	ECTR	ONK	cs s	UPPL	Y CE		-	21
STAND MIL DR	.ITA AW	IN(	/ G			API De	Ling Roy	D BY	10	) Zec,	hm	74	γή,	MICROCIRCUITS, DIGITAL CMOS, REMOTE TERMINAL FOR STORES WITH 1K X 16 RAM, MONOLITHIC SILICON				,								
THIS DRAW FOR USE BY AND AG DEPARTM	ALL ENC!	DEP/ ES O	ARTN F TH	IENT E			AWING 27 A VISION	PRIL	199		ATE				SIZE				.68		ţ	59	62	-89	957	75
AMSC N/	A													SHEET 1				1								

DESC FORM 193 SEP 87

• U.S. GOVERNMENT PRINTING OFFICE: 1987 -- 748-129/60911

1. SCOPE			
1.1 Scope. This drawing with 1.2.1 of MIL-STD-883, "non-JAN devices".	describes device requ Provisions for the us	rirements for class B se of MIL-STD-883 in c	microcircuits in accordance conjunction with compliant
1.2 Part number. The com	plete part number sha	all be as shown in the	e following example:
5962-89575	Device type (1.2.1)	Case outline (1.2.2)	Lead finish per MIL-M-38510
1.2.1 <u>Device type</u> . The d	evice type shall ider	ntify the circuit fund	ction as follows:
Device type	Generic number	Circu	it function
01	UT1760A RTS	Remote terminal for	r stores with 1K X 16 RAM
1.2.2 <u>Case outlines</u> . The as follows:	case outlines shall	be as designated in a	appendix C of MIL-M-38510, and
Outline letter		Case outline	
X Y Z	unformed leads		pin grid array package "), leaded chip carrier with ), square chip carrier package
1		,902 X .902 X .120	, square entry currier puckage
1.3 Absolute maximum rati  Supply voltage range (V <sub>D</sub> DC input/dc output volta Storage temperature rang Maximum power dissipatic Maximum junction tempera Thermal resistance, junc Latchup immunity (I <sub>LU</sub> ) - Lead temperature (solder	D)		minimum to +7.0 V dc maximum minimum to 7.3 V dc maximum 150°C 38510, appendix C
1.4 Recommended operating	conditions.		
Supply voltage range (V <sub>D</sub> Minimum high level input Maximum low level input Case operating temperatu Operating frequency (F <sub>O</sub> )	voltage ( $V_{IL}$ ) $\cdot$	5.5 V dc 0.0 V dc 55°C to +1 12 MHz	inimum to 5.5 <b>V</b> dc maximum

 $\underline{1}/$  Must withstand the added PD due to short circuit test; e.g.,  $I_{OS}$ .

STANDARDIZED MILITARY DRAWING	SIZE A		5962-89575	
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET	2

## 2. APPLICABLE DOCUMENTS

2.1 Government specification, standard, and bulletin. Unless otherwise specified, the following specification, standard, and bulletin of the issue listed in that issue of the Department of Defense Index of Specifications and Standards specified in the solicitation, form a part of this drawing to the extent specified herein.

**SPECIFICATION** 

MILITARY

MIL-M-38510

- Microcircuits, General Specification for.

STANDARD

MILITARY

MIL-STD-883

- Test Methods and Procedures for Microelectronics.

BULLETIN

MILITARY

MIL-BUL-103

- List of Standardized Military Drawings (SMD's).

(Copies of the specification, standard, and bulletin required by manufacturers in connection with specific acquisition functions should be obtained from the contracting activity or as directed by the contracting activity.)

2.2 Order of precedence. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing shall take precedence.

### REQUIREMENTS

- 3.1 Item requirements. The individual item requirements shall be in accordance with 1.2.1 of MIL-STD-883, "Provisions for the use of MIL-STD-883 in conjunction with compliant non-JAN devices" and as specified herein.
- 3.2 Design, construction, and physical dimensions. The design, construction, and physical dimensions shall be as specified in MIL-M-38510 and herein.
  - 3.2.1 Terminal connection. The terminal connection shall be as specified on figure 1.
  - 3.2.2 Functional block diagram. The functional block diagram shall be as specified on figure 2.
  - 3.2.3 Case outlines. The case outlines shall be in accordance with 1.2.2 herein.
- 3.3 <u>Electrical performance characteristics</u>. Unless otherwise specified herein, the electrical performance characteristics are as specified in table I and shall apply over the full case operating temperature range.
- 3.4 Electrical test requirements. The electrical test requirements shall be the subgroups specified in table II. The electrical tests for each subgroup are described in table I.
- 3.5 Marking. Marking shall be in accordance with MIL-STD-883 (see 3.1 herein). The part shall be marked with the part number listed in 1.2 herein. In addition, the manufacturer's part number may also be marked as listed in MIL-BUL-103 (see 6.7 herein).

STANDARDIZED MILITARY DRAWING	SIZE <b>A</b>		5962-89575
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 3

Electrical performance characteristics. TABLE I. Conditions 4.5 V  $\leq$  VDD  $\leq$  5.5 V  $_{-55}^{\circ}$  C  $\leq$  TC  $\leq$  125 C unless otherwise specified Units Group A Limits Symbol Test subgroups Min Max 0.8 1,2,3 VIL Low level input voltage TTL inputs 2.0 High level input voltage VIH. Input leakage current TTL IIN μA inputs 110 | 2000 Inputs with pull-down resistors -2000 | -110 Inputs with pull-up resistors 0.4 ٧  $I_{OL} = 3.2 \text{ mA}$ Low level output voltage VOL 2.4  $I_{OH} = -400~\mu\text{A}$ High level output voltage VOH 10 -10 μА  $v_0 = v_{DD}$  or  $v_{SS}$ Three-state output leakage Ioz current TTL ouputs mΑ  $\begin{vmatrix} v_{DD} &= 5.5 & V, & V_{O} &= V_{DD} \\ v_{DD} &= 5.5 & V, & V_{O} &= 0 & V \end{vmatrix}$ 90 Ios Short-circuit output current -90 1/2/ 1.5 Quiescent current 3/ IQIDD 50 F = 12 MHz,  $C_L = 50 \text{ pF}$ Average operating current 1/4/IDD 10 ρF 4 CIN See 4.3.1.c Input capacitance 15 Output capacitance COUT 20 Bidirectional I/O capacitance CIO 7,8 See 4.3.1.d Functional tests See footnotes at end of table. SIZE **STANDARDIZED** Α 5962-89575 MILITARY DRAWING REVISION LEVEL SHEET **DEFENSE ELECTRONICS SUPPLY CENTER** DAYTON, OHIO 45444

MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENT	TER	<u> </u>		REVISION LEVEL	5	962-89 SHEET	: <del></del>	
STANDARDIZED		SIZE						
See footnotes at end of table.								
<code> ŪE(L) to ŪE(H) </code>	t <sub>13</sub>				   	65	   	
$\overline{\text{CS}}(\text{H})$ to DATA(15:0) invalid $7/$	  t <sub>12</sub>	 				25	   	
CS(H) to RD/WR don't care	t <sub>11</sub>	T   				0		<u> </u>
CS(H) to CS(L)	t <sub>10</sub>	<u> </u>			 	85		
<u>CS(L)</u> to <u>CS(H)</u> <u>6/</u>	t9	Ť 			 	220	5500	
OE(H) to DATA(15:0) high impedance	  t <sub>8</sub> 				 	 	   <b>4</b> 0 	
TS(H) to ADDR(9:0) don't care	t <sub>7</sub>	<u> </u>			 	0	   	 
CS(H) to CTRE don't care	t <sub>6</sub>	<u> </u>   				0	   	  -  -
UE(L) to DATA(15:0) don't care (active)	t <sub>5</sub>	   			   		65	
CS(L) to DATA(15:0) valid <u>5</u> /	t <sub>4</sub>	Ť 			  - 		155 	
ADDR(9:0) valid to CS(L) (address setup)	lt <sub>3</sub>	T   			  - 	10	     	
RD/WR(H) setup wrt CS(L)	t <sub>2</sub>	T read cy   	/cle		   	10	 	 
CTRL(H) setup wrt CS(L) 5/	t <sub>1</sub>	See fig	ocesso	1/ or RAM	9,10,11	10		ns 
	   	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$			groups	Min	Max	
Test	Symbol	451	Cond	itions	Group A	Liı	nits	Units
TABLE I. Elec	trical p	erformanc	e char	acteristics - (	Continued.			

TABLE I. Electrical performance characteristics - Continued. Test Symbol Conditions Group A Limits Units 4.5 V  $\leq$  V<sub>DD</sub>  $\leq$  5.5 V -55°C  $\leq$  TC  $\leq$  125°C unless otherwise specified subgroups Min Max CTRL(H) setup wrt CS(L) See figure 3 1/ Micrporocessor RAM write See figure 3 9,10,11 10 lt1 ns cycle RD/WR(L) setup wrt CS(L) |t14 10 ADDR(9:0) valid to CS(L) lt3 10 (address setup) Data(15:0) valid to  $\overline{\text{CS}}(L)$  (data setup) 0 t<sub>15</sub> OE(H) to DATA(15:0) high impedance t<sub>16</sub> 40 CS(H) to RD/WR don't care 0 |t<sub>11</sub> TS(H) to ADDR(9:0) don't care İt7 0 CS(H) to data(15:0) don't care 20 lt<sub>17</sub> (hold time) CS(L) to CS(H) 6/ |t<sub>18</sub> 180 15500 CS(H) to CS(L) 85 |t10 CS(H) to CTRL don't care 0 lt<sub>6</sub> See footnotes at end of table. SIZE **STANDARDIZED** A **MILITARY DRAWING** 5962-89575 REVISION LEVEL **DEFENSE ELECTRONICS SUPPLY CENTER** SHEET DAYTON, OHIO 45444

TABLE I. <u>Electrical performance characteristics</u> - Continued.									
Test	Symbol	1 451	Cond	itions	Group A   sub-	l Lin	nits	Units	
	     	-55°C	i	o ≤ 5.5 V ≤ 125°C wTse specified	groups	Min	   Max 		
CTRL(L) setup wrt CS(L)	  t <sub>19</sub> 		ure 3 regi:	1/ ster write	9,10,11	0	 	ns	
RD/WR(L) setup wrt CS(L)	  t <sub>20</sub> 	T cycle   <u> </u>			_	0	!   		
<u>CS(L)</u> to <u>CS(H)</u> <u>6</u> /	  t <sub>21</sub> 	] ]		1	   	   50 	5500	_	
CS(H) to data(15:0) don't care (hold time)	  t <sub>22</sub> 	T   <u> </u>				0			
CS(H) to CTRL don't care	  t <sub>6</sub> 	 			 	0	! !	<u> </u>	
CS(H) to RD/WR don't care	t <sub>11</sub>	! ! !				0			
OE(H) to DATA(15:0) high impedance	  t <sub>23</sub> 	<u> </u>			   !	   40 	   		
Data(15:0) valid to CS(L) (DATA setup)	  t <sub>15</sub> 				 	0		1	
CTRE(L) setup wrt CS (L)	  t <sub>19</sub> 	   See fig   Status		<u>l</u> / ter read cycle	   	0	   	<u> </u> 	
CS(L) to CS(H) <u>6</u> /	  t <sub>24</sub> 	! ! <u>!</u>			 	   65 	5500		
RD/WR(H) setup wrt CS(L)	  t <sub>25</sub> 	T   			   	0	   	 	
CS(L) to DATA(15:0) valid	  t <sub>26</sub> 	T   			   !	[   	65	i	
CS(H) to CTRL don't care	  t <sub>27</sub> 				   ! .	   5 		 	
CS(H) to RD/WR don't care	  t <sub>28</sub>	   <u> </u>			   !	   5 	   	<u> </u>  -	
OE(L) to DATA(15:0) 5/ don't care (active)	  t <sub>5</sub> 				! ! !	 	65	  -  -	
OE(H) to DATA(15:0) high impedance	t <sub>8</sub>					   	40	 	
See footnotes at end of table.									
STANDARDIZED		SIZE <b>A</b>		T		962-89	575		
MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENT DAYTON, OHIO 45444	ER			REVISION LEVEL		SHEET			

TABLE I. Electrical performance characteristics - Continued. Test Symbol Conditions Group A Limits Units 4.5 V < VDD < 5.5 V -55°C < TC < 125°C unless otherwise specified subgroups Max Min |  $\overline{OE}(L)$  to  $\overline{OE}(H)$ See figure 3 1/ Status register read cycle 9,10,11 65 |t13 ns CS(L) to DATA(15:0) don't care 25 |t29 (active) VALMSG(H) before TIMERON(L) 0 35 t30 See figure 3 ns RT fail-safe timer signal relationships TIMERON(L) before first 1.2 t31 μS biphase out zero(H) TIMERON low pulse width 727.3 727.4 t32 (time-out) COMSTR(L) to TIMERON(H) |t33 25 ns VALMSG(H) to ILLCOM(H) 8/ | t<sub>34</sub> 3.3 μS COMSTR(L) to ILLCOM(H) 9/ 664 ns t35 COMSTR(L) to ILLCOM(H) 9/ lt35 18.2 μS 500 ILLCOM(H) to ILLCOM(L) 10/ t36 ns 114 12MHz(H) to MC/SA valid See figure 3 ns lt37 Status output timing Command word to  $\overline{MC}/SA$  valid  $1/11/|t_{38}|$ 12.8 μS 12MHz(H) to COMSTR(L) 17 ns lt39 Command word to  $\overline{\text{COMSTR}}(L)$  1/ 11/ μS 1t40 12MHz(H) to BRDCST(L) 132 ns |t<sub>41</sub> 2.6 | 3.2 Command word to BRDCST(L) 1/ 11/ μS See footnotes at end of table. **STANDARDIZED** SIZE A 5962-89575 **MILITARY DRAWING** REVISION LEVEL SHEET DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444 8

DEFENSE ELECTRONICS SUPPLY CENT DAYTON, OHIO 45444	ER			REVISION LEVEL		SHEET	r 9	
STANDARDIZED MILITARY DRAWING		SIZE A			*************	5962-8	9575	
See footnotes at end of table.	T	015-						
RBUSY(L) to RBUSY(H)(2.7 μs)  1/ 6/(5.7 μs)	t <sub>57</sub>   				 	3.1   240 	   	l μs l ns
RBUSY(H) to RBUSY(L)(2.7 μs)  1/6/(5.7 μs)	t <sub>56</sub> 	   			!   ! !	 	5.5   8.5 	μS   
MRST(L) to MRST(H) 1/	t <sub>55</sub>	  -  -			   !	1500	! !	l ns
Command word to RTRT(H) 1/11/	t <sub>54</sub>	+			 	21.0	22.0   	μs   
12MHz(H) to RTRT(H)	t <sub>53</sub>	<u> </u> 			 	0	32	ns
Command word to TERACT(L) 1/11/	t <sub>52</sub>	 			     	3.1	3.7	μS
12MHz(H) to TERACT(L)	t <sub>51</sub>	   <del> </del>			 	0	37	ns
Command word to RBUSY(H) 1/	t <sub>50</sub>	  -  -			<u> </u> 	3.2	   3.8 	μS
12MHz(H) to RBUSY(H) <u>1</u> /	  t <sub>49</sub> 	T 			 	   0 	   37 	T   
COMSTR(L) to COMSTR(H) 1/	  t <sub>48</sub> 	Ť I			i ! !	  485 	   500 	†   
12MHz(H) to MERR(H)	  t47	<del>†</del> !			; ; !	0	37	ns
Command word to VALMSG(H) <u>1</u> / <u>11</u> / <u>12</u> /	t46	<del> </del>  -  -			     	6.2	6.7	μS
12MHz(H) to VALMSG(H)	t <sub>45</sub>	Ť !			 	0	   32 	l ns
Command word to $T/\overline{R}$ valid $\underline{1}/\underline{11}/$	t44	1	•		i   	2.2	2.7	μ <b>\$</b>
12MHz(H) to T/R valid	t43	  See figu  Status (		timing	9,10,11	i 0	57	ns
	   	-55°C	) \(\bar{\tau}_0	<125°C ise specified	groups	   Min	   Max	 
Test	Symbol	1 451		itions D < 5.5 V	Group A   sub-	Li	mits	  Units
TABLE I. Elec	trical p	erformanc	e cha	racteristics -	Continued	•		

- 1/ Guaranteed to the limits specified in table I, if not tested.
- 2/ Not more than one output may be shorted at a time for a maximum duration of one second.
- 3/ All inputs with internal pull-ups or pull-downs should be left open circuit. All other inputs tied high or low.
- 4/ Includes current input pull-ups. Instantaneous surge currents on the order of 1.0 ampere can occur during output switching. Voltage supply should be adequately sized and decoupled to handle a large surge current.
- 5/ "wrt" defined as "with respect to".
- The maximum amount of time that  $\overline{\text{CS}}$  can be held low is 5500 ns if the user has selected the 5.7  $\mu s$  RBUSY option. For the 2.7  $\mu s$  RBUSY option, the maximum  $\overline{\text{CS}}$  low time is 2500 ns.
- 7/ Assumes  $\overline{\text{OE}}$  is asserted.
- 8/ The ILLCOM pin must be asserted within 3.3  $\mu s$  after VALMSG goes to a logic 1 if the RTS is to respond with the message error bit of the status word at a logic 1.
- If the illegal command is mode code 2, 4, 5, 6, 7 or 18, the ILLCOM pin must be asserted within 664 ns after command strobe ( $\overline{\text{COMSTR}}$ ) transitions to logic 0. Asserting the ILLCOM pin within the 664 ns inhibits the mode code function. For an illegal receive command, the ILLCOM pin is asserted within 18.2  $\mu$ s after the  $\overline{\text{COMSTR}}$  transitions to a logic 0 in order to suppress data words from being stored. In addition, the ILLCOM pin must be at a logic 1 throughout the reception of the message until VALMSG is asserted. This does not apply to illegal transmit commands since the status word is transmitted first.
- 10/ For transmit command illegalization.
- 11/ Command word measured from mid-bit crossing.
- 12/ Receive last data word to Valid Message active (VALMSG(H)).

  Transmit command word to Valid Message active (VALMSG(H)).
- 3.6 Certificate of compliance. A certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-BUL-103 (see 6.7 herein). The certificate of compliance submitted to DESC-ECC prior to listing as an approved source of supply shall affirm that the manufacturer's product meets the requirements of MIL-STD-883 (see 3.1 herein) and the requirements herein.
- 3.7 Certificate of conformance. A certificate of conformance as required in MIL-STD-883 (see 3.1 herein) shall be provided with each lot of microcircuits delivered to this drawing.
- 3.8 Notification of change. Notification of change to DESC-ECC shall be required in accordance with MIL-STD-883 (see 3.1 herein).
- 3.9 <u>Verification and review</u>. DESC, DESC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.

STANDARDIZED MILITARY DRAWING	SIZE A		ţ	5962-89575	
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL		SHEET 10	

Device type			01		
Case outline			Х		
Terminal number	Terminal   symbol	Terminal number	   Terminal   symbol	Terminal number	Terminal   symbol
A2 A3 A4 A5 A6 A7 A8 A9 A10 B1 B2 B3 B3 B4 B5 B6 B7 B8 B8 B8 B9 B10 B11	MCSA1   MCSA2   MCSA4   MCSA4   MERR   DSCNCT or TERACT!   BRDCST   2MHZ   TBZ   TAZ   MCSA0   MCSA3   T/R   TXERR   TIMERON   RTRT   COMSTR   TBO   TAO   DATA15	C11 D1 D2 D10 D11 E1 E2 E10 E11 F1 F2 F10 F11 G1 G2 G10 G11 H1 H2 H10	DATA14 ADDR7 ADDR8 DATA11 DATA12 VDD ADDR6 DATA9 DATA10 ADDR5 VSS VDD DATA8 ADDR3 ADDR3 ADDR4 DATA7 VSS ADDR4 DATA7 VSS ADDR1 ADDR2 DATA5	J10 J11 K1 K2 K3 K4 K5 K6 K7 K8 K9 K10 K11 L2 L3 L4 L5 L6 L7 L8	DATA3 DATA4 RD/WR CS MRST RTA3 RTA1 RTPTY RB0 RA0 ILLCOM DATA1 DATA2 ILLCOM DATA1 RTA4 RTA2 RTA4 RTA2 RTA4 RTA2 RTA4 RTA2 RTA0 RBZ RAZ VALMSG
C1 C2 C10	ADDR9 RBUSY DATA13	H11 J1 J2	DATA6 CTRL ADDRO	L9 L10	OE DATAO


FIGURE 1. Terminal connections.


# STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444 SIZE A 5962-89575 REVISION LEVEL SHEET 11

Device type			01								
Case outlines	Y and Z										
Terminal   number	Terminal symbol	Terminal   number	Terminal   symbol	Terminal   number	l Terminal   symbol						
01	Vcc	24	ILLCOM	47	i TBZ						
02	V <sub>SS</sub> ADDR5	25	ŌĒ	48	COMSTR						
03	ADDR4	26	DATAO	49	2MHZ						
04	ADDR3	1 27	DATA1	J 50	RTRT						
05 !	ADDR2	l 28	DATA2	51	I BRDCST						
06	ADDR1	29	DATA3	52	TIMERON						
07	<u>ADDR</u> O	30	DATA4	53	DSCNCT or TERAC						
08	CTRL	31	DATA5	54	TXERR						
09	RD/WR	32	DATA6	55	MERR						
10	CS	33	DATA7	56	T/R						
11	12MHZ	34 35	Vss	57	MCSA4						
12	MRST		VSS VDD DATA8	58	MCSA3						
13	RTA4	36		59	MCSA2						
14	RTA3	37	DATA9	60	MCSA1						
15	RTA2	38	DATA10	61	MCSA0						
16	RTA1	39	J DATA11	62	MC/SA						
17   18	RTAO RTPTY	40   41	DATA12	l 63 l 64	RBUSY ADDR9						
18	RBZ	1 41	I DATA13	i 65	I ADDR9						
20	RBO	42	DATA14	1 66	I ADDR7						
21	RAZ	44	TAO	67	I ADDR7						
22	RAZ RAO	1 44	I TAZ	68	! VDD						
23	VALMSG	1 46	TBO	1	טטי ן						


FIGURE 1. Terminal connections - Continued.

STANDARDIZED MILITARY DRAWING	SIZE <b>A</b>			5962-89575	
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		 REVISION LEVEL	•	SHEET	.2





NOTE: 50 pF including scope probe and test socket,  $V_{REF}$  = ( $V_{OL}$  maximum +  $V_{OH}$  minimum)/2





Input pulses


NOTE:  $t_r = t_f < 2 \text{ ns}$ 


FIGURE 3. Switching test circuit and waveforms.

## STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444 SIZE A 5962-89575 REVISION LEVEL SHEET 14









- 4. QUALITY ASSURANCE PROVISIONS
- 4.1 <u>Sampling and inspection</u>. Sampling and inspection procedures shall be in accordance with section 4 of MIL-M-38510 to the extent specified in MIL-STD-883 (see 3.1 herein).
- 4.2 Screening. Screening shall be in accordance with method 5004 of MIL-STD-883 or table IV, method  $\overline{5010}$  of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection. The following additional criteria shall apply:
  - a. Burn-in test, method 1015 of MIL-STD-883.
    - (1) Test condition A or D using the circuit submitted with the certificate of compliance (see 3.6 herein).
    - (2)  $T_A = +125^{\circ}C$ , minimum.
  - b. Interim and final electrical test parameters shall be as specified in table II herein, except interim electrical parameter tests prior to burn-in are optional at the discretion of the manufacturer.
- 4.3 Quality conformance inspection. Quality conformance inspection shall be in accordance with method  $\overline{5005}$  or method  $\overline{5010}$  of MIL-STD-883 including groups A, B, C, and D inspections. The following additional criteria shall apply.
  - 4.3.1 Group A inspection.
    - a. Tests shall be as specified in table II herein.
    - b. Subgroups 5 and 6 in table I, method 5005 or table IV method 5010 of MIL-STD-883 shall be omitted.
    - c. Subgroup 4 ( $C_{\rm IN}$ ,  $C_{\rm OUT}$ , and  $C_{\rm IQ}$  measurements) shall be measured only for the initial test and after process or design changes which may affect input capacitance. A minimum sample size of 10 devices with zero rejects shall be required.
    - d. Subgroups 7 and 8 shall consist of verifying the functionality of the device. It forms a part of the vendor(s) test tape and shall be maintained and available from the approved sources of supply.
  - 4.3.2 Groups C and D inspections.
    - a. End-point electrical parameters shall be as specified in table II herein.
    - b. Steady-state life test conditions, method 1005 of MIL-STD-883.
      - (1) Test condition A or D using the circuit submitted with the certificate of compliance (see 3.6 herein).
      - (2)  $T_A = +125$ °C, minimum.
      - (3) Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.

STANDARDIZED MILITARY DRAWING	SIZE A		5962-89575
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET

## TABLE II. <u>Electrical test requirements</u>.

MIL-STD-883 test requirements	Subgroups (per method 5005, table I or 5010, table IV
Interim electrical parameters (method 5004 or 5010)	
   Final electrical test parameters   (method 5004 or 5010) 	1*, 2, 3, 7, 8, 9, 10, 11
Group A test requirements   (method 5005 or 5010) 	1, 2, 3, 4, 7, 8, 9, 10, 11
Groups C and D end-point   electrical parameters   (method 5005 or 5010)	1, 2, 7, 8A

<sup>\*</sup> PDA applies to subgroup 1.

## 5. PACKAGING

5.1 Packaging requirements. The requirements for packaging shall be in accordance with MIL-M-38510.

## NOTES

- 6.1 Intended use. Microcircuits conforming to this drawing are intended for use when military specifications do not exist and qualified military devices that will perform the required function are not available for OEM application. When a military specification exists and the product covered by this drawing has been qualified for listing on QPL-38510, the device specified herein will be inactivated and will not be used for new design. The QPL-38510 product shall be the preferred item for all applications.
- 6.2 <u>Replaceability</u>. Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.
- 6.3 <u>Configuration control of SMD's</u>. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished in accordance with MIL-STD-481 using DD Form 1693, Engineering Change Proposal (Short Form).
- 6.4 Record of users. Military and industrial users shall inform Defense Electronics Supply Center when a system application requires configuration control and the applicable SMD. DESC will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronics devices (FSC 5962) should contact DESC-ECC, telephone (513) 296-8526.
- 6.5 Comments. Comments on this drawing should be directed to DESC-ECC, Dayton, Ohio 45444, or telephone (513) 296-8526.

STANDARDIZED MILITARY DRAWING	SIZE <b>A</b>			5962-89575	
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	-	SHEET 20	)

6.6 Pin descriptions.							
Name	Туре	Active		D	escription		
Data(15) Data(14) Data(13) Data(12) Data(11) Data(10) Data(9) Data(8) Data(6) Data(5) Data(5) Data(4) Data(2) Data(1) Data(0) ADDR(8) ADDR(9) ADDR(8) ADDR(7) ADDR(6) ADDR(5) ADDR(1) ADDR(0) CS RD/WR CTRL OE BRDCST 1* T/R 0* RTRT 0* VALMSG 0* RTYRT 0* VALMSG 0* RTYRT 0* VALMSG 0* RTYRT 0* VALMSG 0* RTYRT 0* TIMERON 1* COMSTR 1* DSCNCT 0* TERACT X* MCSAO 0* MCSAO	TTB	AL AL AH AH AH AH AH AL AL	Bit 14 of Bit 13 of Bit 13 of Bit 12 of Bit 10 of Bit 9 of t Bit 9 of t Bit 5 of t Bit 6 of t Bit 5 of t Bit 5 of t Bit 5 of t Bit 6 of t Bit 7 of t Bit 7 of t Bit 10 (LSB Bit 10 of t Bit 10 of t Bit 10 of t Bit 10 of t Bit 2 of t Bit 10 of t	the biddedthe biddethe biddedthe biddedthe biddethe biddedthe biddethe b	ress bus to remote term	ata bus ata bus ata bus ata bus ata bus ta bus s ta bus s ta bus s s	
•	ARDIZE		SIZE A				5962-89575
DEFENSE ELECT	MILITARY DRAWING  DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444				REVISION LEVE		SHEET 21

6.6 Pin descriptions - Continued Description Active Name Type Remote terminal address bit 4 (MSB) RTA4 TUI Remote terminal address bit 3 RTA3 TUI Remote terminal address bit 2 RTA2 TUI RTA1 TUI Remote terminal address bit 1 Remote terminal address bit 0 (LSB) Remote terminal address parity RTA0 THE RTPTY TUI RAZ ΤI Receiver-channel A, zero input Receiver-channel A, one input RAO ΤI Receiver-channel B, zero input
Receiver-channel B, one input
Transmitter-channel A, zero output RBZ ΤI RB0 ΤI TAZ 0\* TO Transmitter-channel A, one output TAO 0\* TO TBZ 0\* TO Transmitter-channel B, zero output TB0 MRST Transmitter-channel B, one output 0\* TO Master reset 12 MHz input clock ΑL TUI 12 MHz ΤI 2 MHz output clock +5 V dc power 2 MHz TO  $v_{DD}$ PWR +5 V dc power PWR ٧SS GND Reference ground GND Reference ground NOTES: TI = TTL input TUI = TTL input (pull-up)
TDI = TTL input (pull-down)
TO = TTL output TTO = Three-state TTL output TTB = Three-state TTL bidirectional AH = Active high AL = Active low = Values in parentheses indicate the initialized values of these bits = Don't care

STANDARDIZED MILITARY DRAWING	SIZE A		5962-89575
DEFENSE ELECTRONICS SUPPLY CENTER		REVISION LEVEL	SHEET

6.7 Approved source of supply. An approved source of supply is listed in MIL-BUL-103. Additional sources will be added to MIL-BUL-103 as they become available. The vendor listed in MIL-BUL-103 has agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to and accepted by DESC-ECC. The approved source of supply listed below is for information purposes only and is current only to the date of the last action of this document.

1	Military drawing part number	Vendor   CAGE   number	Vendor   similar part   number <u>1</u> /
†	5962-8957501XX	65342	UT1760A RTS G
	5962-8957501YX 5962-8957501ZX	65342   65342 	UT1760A RTS W   UT1760A RTS A 

1/ Caution. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.

Vendor CAGE number Vendor name and address

65342

United Technologies Microelectronics Center 1575 Garden of the Gods Colorado Springs, Colorado 80907

STANDA	ARDIZED
<b>MILITARY</b>	<b>DRAWING</b>

DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444

SIZE <b>A</b>		5	962-89575	5
	REVISION LEVEL		SHEET	23